{"id":"https://openalex.org/W2786753455","doi":"https://doi.org/10.1109/reconfig.2017.8279783","title":"Continuous live-tracing as debugging approach on FPGAs","display_name":"Continuous live-tracing as debugging approach on FPGAs","publication_year":2017,"publication_date":"2017-12-01","ids":{"openalex":"https://openalex.org/W2786753455","doi":"https://doi.org/10.1109/reconfig.2017.8279783","mag":"2786753455"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2017.8279783","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2017.8279783","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004852591","display_name":"Christopher Blochwitz","orcid":null},"institutions":[{"id":"https://openalex.org/I9341345","display_name":"University of L\u00fcbeck","ror":"https://ror.org/00t3r8h32","country_code":"DE","type":"education","lineage":["https://openalex.org/I9341345"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Christopher Blochwitz","raw_affiliation_strings":["Universitat zu Lubeck, Institute of computre Engineering, Lubeck, Germany"],"affiliations":[{"raw_affiliation_string":"Universitat zu Lubeck, Institute of computre Engineering, Lubeck, Germany","institution_ids":["https://openalex.org/I9341345"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091252038","display_name":"Raphael Klink","orcid":null},"institutions":[{"id":"https://openalex.org/I9341345","display_name":"University of L\u00fcbeck","ror":"https://ror.org/00t3r8h32","country_code":"DE","type":"education","lineage":["https://openalex.org/I9341345"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Raphael Klink","raw_affiliation_strings":["Universitat zu Lubeck, Institute of computre Engineering, Lubeck, Germany"],"affiliations":[{"raw_affiliation_string":"Universitat zu Lubeck, Institute of computre Engineering, Lubeck, Germany","institution_ids":["https://openalex.org/I9341345"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043596492","display_name":"Jan Moritz Joseph","orcid":"https://orcid.org/0000-0001-8669-1225"},"institutions":[{"id":"https://openalex.org/I202367325","display_name":"Oldenburger Institut f\u00fcr Informatik","ror":"https://ror.org/003sav189","country_code":"DE","type":"facility","lineage":["https://openalex.org/I202367325"]},{"id":"https://openalex.org/I95793202","display_name":"Otto-von-Guericke University Magdeburg","ror":"https://ror.org/00ggpsq73","country_code":"DE","type":"education","lineage":["https://openalex.org/I95793202"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jan Moritz Joseph","raw_affiliation_strings":["Otto-von-Guericke-university, Magdeburg Institute for Information Technology and Communications, Magdeburg, Germany"],"affiliations":[{"raw_affiliation_string":"Otto-von-Guericke-university, Magdeburg Institute for Information Technology and Communications, Magdeburg, Germany","institution_ids":["https://openalex.org/I95793202","https://openalex.org/I202367325"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080637249","display_name":"Thilo Pionteck","orcid":"https://orcid.org/0000-0001-6518-1226"},"institutions":[{"id":"https://openalex.org/I95793202","display_name":"Otto-von-Guericke University Magdeburg","ror":"https://ror.org/00ggpsq73","country_code":"DE","type":"education","lineage":["https://openalex.org/I95793202"]},{"id":"https://openalex.org/I202367325","display_name":"Oldenburger Institut f\u00fcr Informatik","ror":"https://ror.org/003sav189","country_code":"DE","type":"facility","lineage":["https://openalex.org/I202367325"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Thilo Pionteck","raw_affiliation_strings":["Otto-von-Guericke-university, Magdeburg Institute for Information Technology and Communications, Magdeburg, Germany"],"affiliations":[{"raw_affiliation_string":"Otto-von-Guericke-university, Magdeburg Institute for Information Technology and Communications, Magdeburg, Germany","institution_ids":["https://openalex.org/I95793202","https://openalex.org/I202367325"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5004852591"],"corresponding_institution_ids":["https://openalex.org/I9341345"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.22014526,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/tracing","display_name":"Tracing","score":0.8559949994087219},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.8152803182601929},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7685191035270691},{"id":"https://openalex.org/keywords/logic-analyzer","display_name":"Logic analyzer","score":0.7562360763549805},{"id":"https://openalex.org/keywords/trace","display_name":"TRACE (psycholinguistics)","score":0.5980724096298218},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5784093141555786},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5140115022659302},{"id":"https://openalex.org/keywords/pci-express","display_name":"PCI Express","score":0.5104181170463562},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3874390721321106},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1637938916683197},{"id":"https://openalex.org/keywords/spectrum-analyzer","display_name":"Spectrum analyzer","score":0.07093110680580139}],"concepts":[{"id":"https://openalex.org/C138673069","wikidata":"https://www.wikidata.org/wiki/Q322229","display_name":"Tracing","level":2,"score":0.8559949994087219},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.8152803182601929},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7685191035270691},{"id":"https://openalex.org/C188434589","wikidata":"https://www.wikidata.org/wiki/Q1478762","display_name":"Logic analyzer","level":3,"score":0.7562360763549805},{"id":"https://openalex.org/C75291252","wikidata":"https://www.wikidata.org/wiki/Q1315756","display_name":"TRACE (psycholinguistics)","level":2,"score":0.5980724096298218},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5784093141555786},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5140115022659302},{"id":"https://openalex.org/C64270927","wikidata":"https://www.wikidata.org/wiki/Q206924","display_name":"PCI Express","level":3,"score":0.5104181170463562},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3874390721321106},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1637938916683197},{"id":"https://openalex.org/C158007255","wikidata":"https://www.wikidata.org/wiki/Q1055222","display_name":"Spectrum analyzer","level":2,"score":0.07093110680580139},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2017.8279783","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2017.8279783","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1631892377","https://openalex.org/W1935500993","https://openalex.org/W2032699516","https://openalex.org/W2046320175","https://openalex.org/W2073321629","https://openalex.org/W2284193196","https://openalex.org/W2463602245","https://openalex.org/W2589125002","https://openalex.org/W2615965484","https://openalex.org/W6661709110"],"related_works":["https://openalex.org/W138412134","https://openalex.org/W3147005146","https://openalex.org/W2108078705","https://openalex.org/W2062141481","https://openalex.org/W1836768014","https://openalex.org/W1564576805","https://openalex.org/W2356801240","https://openalex.org/W4250908141","https://openalex.org/W3021097839","https://openalex.org/W2008760841"],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"a":[3,42,70,80,101],"new":[4],"approach":[5],"for":[6,22,46,108,146],"monitoring":[7],"and":[8,27,35,75,111,133,150],"debugging":[9,23],"RTL":[10,24],"logic":[11],"on":[12],"FPGAs-Live-Tracing-Logic.":[13],"The":[14,51,104,115],"design":[15],"combines":[16],"the":[17,39,62,66,77,119,122,138,142,161],"two":[18,93],"most":[19],"common":[20],"approaches":[21],"logic,":[25],"Scan-Chains":[26],"Trace-Buffers,":[28,49],"while":[29],"avoiding":[30],"their":[31],"disadvantage:":[32],"First,":[33,96],"slow":[34],"clock-controlled":[36],"scans":[37],"of":[38,48,131,165],"Scan-Chains,":[40],"second,":[41,99],"limited":[43,136],"time":[44],"period":[45],"tracing":[47,113],"respectively.":[50],"Live-Tracing-Logic":[52,105,143],"connects":[53],"trace-buffer":[54],"modules":[55],"serially,":[56],"monitors":[57],"signal":[58],"events":[59],"continuously,":[60],"transmits":[61],"collected":[63],"data":[64,78,132],"to":[65,124,128,153,160],"host":[67],"system":[68],"via":[69],"high":[71],"bandwidth":[72],"PCIe":[73,139],"interface,":[74],"converts":[76],"into":[79],"VCD":[81],"file.":[82],"Furthermore,":[83,141],"an":[84],"automatic":[85],"tool":[86],"flow":[87],"is":[88,106,134,144],"introduced,":[89],"which":[90],"requires":[91],"only":[92,135],"user":[94],"interactions:":[95],"using":[97],"pragmas,":[98],"starting":[100],"TCL":[102],"script.":[103],"evaluated":[107],"different":[109,112],"workloads":[110],"modes.":[114],"results":[116],"show":[117],"that":[118],"architecture":[120],"has":[121],"capacity":[123],"continuously":[125],"trace":[126],"up":[127,152],"3.10":[129],"GB/s":[130],"by":[137],"interface.":[140],"suitable":[145],"multi":[147],"clock":[148],"designs":[149],"utilizes":[151],"70":[154],"%":[155],"less":[156],"resources":[157],"in":[158],"comparison":[159],"Integrated":[162],"Logic":[163],"Analyzer":[164],"Xilinx.":[166]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}