{"id":"https://openalex.org/W2787695162","doi":"https://doi.org/10.1109/reconfig.2017.8279777","title":"Application-specific processing using high-level synthesis for networks-on-chip","display_name":"Application-specific processing using high-level synthesis for networks-on-chip","publication_year":2017,"publication_date":"2017-12-01","ids":{"openalex":"https://openalex.org/W2787695162","doi":"https://doi.org/10.1109/reconfig.2017.8279777","mag":"2787695162"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2017.8279777","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2017.8279777","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053320135","display_name":"Jens Rettkowski","orcid":"https://orcid.org/0009-0002-4926-1984"},"institutions":[{"id":"https://openalex.org/I904495901","display_name":"Ruhr University Bochum","ror":"https://ror.org/04tsk2644","country_code":"DE","type":"education","lineage":["https://openalex.org/I904495901"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jens Rettkowski","raw_affiliation_strings":["Ruhr-Universit\u00e4t Bochum (RUB), Embedded Systems of Information Technology (ESIT), Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ruhr-Universit\u00e4t Bochum (RUB), Embedded Systems of Information Technology (ESIT), Germany","institution_ids":["https://openalex.org/I904495901"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060626530","display_name":"Diana G\u00f6hringer","orcid":"https://orcid.org/0000-0003-2571-8441"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Diana Gohringer","raw_affiliation_strings":["Adaptive Dynamic Systems Technische Universit\u00e4t Dresden (TUD), Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Adaptive Dynamic Systems Technische Universit\u00e4t Dresden (TUD), Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7525510787963867},{"id":"https://openalex.org/keywords/microblaze","display_name":"MicroBlaze","score":0.726410984992981},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6180787086486816},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5943875312805176},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.5379064679145813},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5346737504005432},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.4930579364299774},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4833950102329254},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4260435998439789},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.42305877804756165},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.16644024848937988}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7525510787963867},{"id":"https://openalex.org/C2777575374","wikidata":"https://www.wikidata.org/wiki/Q1644704","display_name":"MicroBlaze","level":3,"score":0.726410984992981},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6180787086486816},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5943875312805176},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.5379064679145813},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5346737504005432},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.4930579364299774},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4833950102329254},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4260435998439789},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.42305877804756165},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.16644024848937988},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2017.8279777","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2017.8279777","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1602687461","https://openalex.org/W1627712842","https://openalex.org/W1644436786","https://openalex.org/W1820963749","https://openalex.org/W1973090170","https://openalex.org/W2000137365","https://openalex.org/W2027201456","https://openalex.org/W2060038082","https://openalex.org/W2111812571","https://openalex.org/W2143342758","https://openalex.org/W2343695530","https://openalex.org/W2478685843","https://openalex.org/W2526015809","https://openalex.org/W2536878608","https://openalex.org/W2567166361","https://openalex.org/W2590480582","https://openalex.org/W2612905056","https://openalex.org/W2691199017","https://openalex.org/W2735521573","https://openalex.org/W2738459587","https://openalex.org/W2738632578","https://openalex.org/W2777917129","https://openalex.org/W4231633798","https://openalex.org/W6636701152","https://openalex.org/W6638399564","https://openalex.org/W6681109464","https://openalex.org/W6740092752"],"related_works":["https://openalex.org/W2052816277","https://openalex.org/W2167988973","https://openalex.org/W2603824091","https://openalex.org/W2439487276","https://openalex.org/W2560886726","https://openalex.org/W2091258882","https://openalex.org/W2541438272","https://openalex.org/W3006485811","https://openalex.org/W2013729863","https://openalex.org/W2510977931"],"abstract_inverted_index":{"The":[0,106],"end":[1],"of":[2,9,22,44,50,103,108,176,182],"Dennard":[3],"scaling":[4],"led":[5],"to":[6,27,56,61,101],"the":[7,28,42,63,104,118,122,162,169,172,177,183],"use":[8],"heterogeneous":[10],"Multi-Processor":[11],"Systems-on-Chip":[12],"(MPSoCs).":[13],"Heterogeneous":[14],"MPSoCs":[15,45,87],"provide":[16],"a":[17,47,69,81,153,158,166],"high":[18],"efficiency":[19],"in":[20,128],"terms":[21],"energy":[23],"and":[24,71,133],"performance":[25,64],"due":[26],"fact":[29],"that":[30,88,146],"each":[31],"processing":[32,51,94,99,123,154,174],"element":[33,155],"can":[34,125,136,149],"be":[35,126,137,150],"optimized":[36,139],"for":[37,76,85,140],"an":[38,141],"application":[39],"task.":[40],"However,":[41],"evolution":[43],"shows":[46],"growing":[48],"number":[49],"elements":[52],"(PEs)":[53],"which":[54],"leads":[55],"tremendous":[57],"communication":[58,74],"costs":[59],"tending":[60],"become":[62],"bottleneck.":[65],"Networks-on-Chip":[66],"(NoCs)":[67],"are":[68],"promising":[70],"scalable":[72],"intra-chip":[73],"technology":[75],"MPSoCs.":[77],"This":[78,143],"paper":[79],"presents":[80],"novel":[82],"NoC":[83],"architecture":[84],"FPGA-based":[86],"combines":[89],"data":[90,112,148],"transfers":[91],"with":[92],"application-specific":[93,109],"by":[95,152,165],"adding":[96],"high-level":[97,131],"synthesized":[98],"units":[100,124],"routers":[102,178],"NoC.":[105],"execution":[107],"operations":[110],"during":[111,168],"exchange":[113],"between":[114],"PEs":[115],"exploits":[116],"efficiently":[117],"transmission":[119,163],"time.":[120],"Furthermore,":[121],"programmed":[127],"C/C++":[129],"using":[130],"synthesis":[132],"accordingly":[134],"they":[135],"specifically":[138],"application.":[142],"approach":[144],"enables":[145],"transferred":[147],"processed":[151],"such":[156],"as":[157],"MicroBlaze":[159],"processor":[160],"before":[161],"or":[164],"router":[167],"transmission.":[170],"Moreover,":[171],"additional":[173],"capabilities":[175],"release":[179],"computing":[180],"resources":[181],"PEs.":[184]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}