{"id":"https://openalex.org/W2787822181","doi":"https://doi.org/10.1109/reconfig.2017.8279775","title":"An FPGA-based prototyping framework for Networks-on-Chip","display_name":"An FPGA-based prototyping framework for Networks-on-Chip","publication_year":2017,"publication_date":"2017-12-01","ids":{"openalex":"https://openalex.org/W2787822181","doi":"https://doi.org/10.1109/reconfig.2017.8279775","mag":"2787822181"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2017.8279775","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2017.8279775","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063483978","display_name":"Tobias Drewes","orcid":null},"institutions":[{"id":"https://openalex.org/I95793202","display_name":"Otto-von-Guericke University Magdeburg","ror":"https://ror.org/00ggpsq73","country_code":"DE","type":"education","lineage":["https://openalex.org/I95793202"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Tobias Drewes","raw_affiliation_strings":["Otto-von-Guericke-University Magdeburg, Institute of Information and Communication Engineering, Magdeburg, Germany"],"affiliations":[{"raw_affiliation_string":"Otto-von-Guericke-University Magdeburg, Institute of Information and Communication Engineering, Magdeburg, Germany","institution_ids":["https://openalex.org/I95793202"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043596492","display_name":"Jan Moritz Joseph","orcid":"https://orcid.org/0000-0001-8669-1225"},"institutions":[{"id":"https://openalex.org/I95793202","display_name":"Otto-von-Guericke University Magdeburg","ror":"https://ror.org/00ggpsq73","country_code":"DE","type":"education","lineage":["https://openalex.org/I95793202"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jan Moritz Joseph","raw_affiliation_strings":["Otto-von-Guericke-University Magdeburg, Institute of Information and Communication Engineering, Magdeburg, Germany"],"affiliations":[{"raw_affiliation_string":"Otto-von-Guericke-University Magdeburg, Institute of Information and Communication Engineering, Magdeburg, Germany","institution_ids":["https://openalex.org/I95793202"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080637249","display_name":"Thilo Pionteck","orcid":"https://orcid.org/0000-0001-6518-1226"},"institutions":[{"id":"https://openalex.org/I95793202","display_name":"Otto-von-Guericke University Magdeburg","ror":"https://ror.org/00ggpsq73","country_code":"DE","type":"education","lineage":["https://openalex.org/I95793202"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Thilo Pionteck","raw_affiliation_strings":["Otto-von-Guericke-University Magdeburg, Institute of Information and Communication Engineering, Magdeburg, Germany"],"affiliations":[{"raw_affiliation_string":"Otto-von-Guericke-University Magdeburg, Institute of Information and Communication Engineering, Magdeburg, Germany","institution_ids":["https://openalex.org/I95793202"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5063483978"],"corresponding_institution_ids":["https://openalex.org/I95793202"],"apc_list":null,"apc_paid":null,"fwci":0.4144,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.68771081,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"71","issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7499722242355347},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7164739966392517},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6611099243164062},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.5880810022354126},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5697668790817261},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.5279332995414734},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5037919878959656},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.47028282284736633},{"id":"https://openalex.org/keywords/software-prototyping","display_name":"Software prototyping","score":0.4619394540786743},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.44435378909111023},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32616621255874634},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.19288280606269836},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13375771045684814},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.1260909140110016},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07834547758102417},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.07661357522010803}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7499722242355347},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7164739966392517},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6611099243164062},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.5880810022354126},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5697668790817261},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.5279332995414734},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5037919878959656},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.47028282284736633},{"id":"https://openalex.org/C2776697782","wikidata":"https://www.wikidata.org/wiki/Q576460","display_name":"Software prototyping","level":4,"score":0.4619394540786743},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.44435378909111023},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32616621255874634},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19288280606269836},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13375771045684814},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.1260909140110016},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07834547758102417},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.07661357522010803},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2017.8279775","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2017.8279775","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6299999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2118231264","https://openalex.org/W2155765360","https://openalex.org/W2509453741","https://openalex.org/W2553099181"],"related_works":["https://openalex.org/W2135981148","https://openalex.org/W2388672758","https://openalex.org/W2065289416","https://openalex.org/W2144357574","https://openalex.org/W2754086592","https://openalex.org/W240386653","https://openalex.org/W4230458348","https://openalex.org/W2128779626","https://openalex.org/W3117657225","https://openalex.org/W3198758847"],"abstract_inverted_index":{"This":[0,141,193],"paper":[1],"presents":[2],"a":[3,144,196],"modular":[4],"prototyping":[5],"framework":[6,67],"for":[7,122,149,154],"fast":[8],"test":[9,52,128],"and":[10,21,42,70,83,106,181],"evaluation":[11],"of":[12,19,33,39,45,95,103,108,171,198],"Networks-on-Chip":[13],"(NoCs).":[14],"It":[15],"targets":[16],"RTL":[17,40,77,88,186],"implementations":[18],"NoCs":[20],"similar":[22],"communications":[23],"infrastructures.":[24],"Our":[25],"combined":[26],"hardware-software":[27],"approach":[28],"diminishes":[29],"the":[30,43,49,125,150,155],"main":[31],"drawbacks":[32],"both":[34],"domains:":[35],"The":[36,66],"slow":[37,146],"speed":[38,148],"simulation":[41,78],"inflexibility":[44],"hardware":[46],"prototypes.":[47],"While":[48],"NoC":[50,126,151,168],"under":[51,127,138],"is":[53,60,111,129],"instantiated":[54],"on":[55],"an":[56],"FPGA,":[57],"traffic":[58,91,105,123,180],"generation":[59,102,124],"realized":[61],"at":[62,189],"runtime":[63],"in":[64,76,93],"software.":[65],"features":[68],"flexible":[69],"simple":[71],"software":[72,119,139,158],"interfaces":[73],"as":[74,99,101],"found":[75],"or":[79],"abstract":[80],"modeling":[81],"toolkits":[82],"achieves":[84],"higher":[85],"speeds":[86,170],"than":[87],"simulations.":[89],"Real-world":[90],"benchmarks":[92],"form":[94],"dependency-driven":[96],"stimuli":[97],"(Netrace),":[98],"well":[100],"synthetic":[104,178],"transmission":[107],"arbitrary":[109],"packets":[110],"supported.":[112],"In":[113,160],"order":[114],"to":[115,117,174,195],"adapt":[116],"varying":[118],"processing":[120],"times":[121],"supplied":[130],"with":[131],"clock":[132,147,169],"pulses":[133],"by":[134],"special":[135],"clocking":[136],"resources":[137],"control.":[140],"avoids":[142],"using":[143,177],"fixed":[145],"which":[152],"accounts":[153],"worst":[156],"case":[157,162],"timing.":[159],"our":[161],"study":[163],"we":[164],"achieved":[165],"average":[166],"effective":[167],"16":[172],"kHz":[173,176],"39":[175],"network":[179],"Netrace":[182],"trace":[183],"files,":[184],"while":[185],"simulations":[187],"ran":[188],"about":[190],"12":[191],"Hz.":[192],"corresponds":[194],"speedup":[197],"over":[199],"1000.":[200]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}