{"id":"https://openalex.org/W2787325041","doi":"https://doi.org/10.1109/reconfig.2017.8279768","title":"A reconfigurable memory architecture for system integration of coarse-grained reconfigurable arrays","display_name":"A reconfigurable memory architecture for system integration of coarse-grained reconfigurable arrays","publication_year":2017,"publication_date":"2017-12-01","ids":{"openalex":"https://openalex.org/W2787325041","doi":"https://doi.org/10.1109/reconfig.2017.8279768","mag":"2787325041"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2017.8279768","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2017.8279768","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014137914","display_name":"\u00c9ricles Sousa","orcid":"https://orcid.org/0000-0001-8213-6363"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Ericles Sousa","raw_affiliation_strings":["Department of Computer Science, Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg (FAU), Germany"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg (FAU), Germany","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058525738","display_name":"Alexandru Tanase","orcid":null},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Alexandru Tanase","raw_affiliation_strings":["Department of Computer Science, Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg (FAU), Germany"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg (FAU), Germany","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072039340","display_name":"Frank Hannig","orcid":"https://orcid.org/0000-0003-3663-6484"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Frank Hannig","raw_affiliation_strings":["Department of Computer Science, Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg (FAU), Germany"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg (FAU), Germany","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076672029","display_name":"J\u00fcrgen Teich","orcid":"https://orcid.org/0000-0001-6285-5862"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jurgen Teich","raw_affiliation_strings":["Department of Computer Science, Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg (FAU), Germany"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg (FAU), Germany","institution_ids":["https://openalex.org/I181369854"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5014137914"],"corresponding_institution_ids":["https://openalex.org/I181369854"],"apc_list":null,"apc_paid":null,"fwci":0.4506,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.64769615,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"18","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8296123743057251},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.8189473152160645},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6481823921203613},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.5717203617095947},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5315190553665161},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.525451123714447},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4825226962566376},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.3949350118637085},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3714601397514343}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8296123743057251},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.8189473152160645},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6481823921203613},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.5717203617095947},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5315190553665161},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.525451123714447},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4825226962566376},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.3949350118637085},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3714601397514343}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2017.8279768","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2017.8279768","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.699999988079071}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W81765945","https://openalex.org/W1496299147","https://openalex.org/W1530279678","https://openalex.org/W1575535798","https://openalex.org/W1585036063","https://openalex.org/W1602600491","https://openalex.org/W1768994003","https://openalex.org/W1970340536","https://openalex.org/W1991786137","https://openalex.org/W2004070172","https://openalex.org/W2015071724","https://openalex.org/W2036525499","https://openalex.org/W2051498260","https://openalex.org/W2053617725","https://openalex.org/W2064130185","https://openalex.org/W2065618988","https://openalex.org/W2079583809","https://openalex.org/W2085742356","https://openalex.org/W2116520095","https://openalex.org/W2117099910","https://openalex.org/W2142401087","https://openalex.org/W2149380059","https://openalex.org/W2170245550","https://openalex.org/W2173609013","https://openalex.org/W2183611540","https://openalex.org/W2475534957","https://openalex.org/W2527710636","https://openalex.org/W2588310773","https://openalex.org/W4243800446","https://openalex.org/W4285719527","https://openalex.org/W6603389453","https://openalex.org/W6638045046","https://openalex.org/W6685922423"],"related_works":["https://openalex.org/W2502691491","https://openalex.org/W1976012348","https://openalex.org/W2002682434","https://openalex.org/W2137671689","https://openalex.org/W4387782849","https://openalex.org/W2113449380","https://openalex.org/W2012131147","https://openalex.org/W2157008728","https://openalex.org/W2092587530","https://openalex.org/W2016942572"],"abstract_inverted_index":{"Coarse-Grained":[0],"Reconfigurable":[1],"Arrays":[2],"(CGRAs)":[3],"have":[4,23],"emerged":[5],"as":[6],"a":[7,39,49,87,92,96,136],"powerful":[8],"solution":[9,148],"to":[10,62,82,117,160],"speed":[11],"up":[12,116],"computationally":[13],"intensive":[14],"applications.":[15],"Heterogeneous":[16],"MPSoC":[17,89],"architectures":[18],"containing":[19,91],"such":[20],"reconfigurable":[21,50],"accelerators":[22],"the":[24,80,122,154],"advantage":[25],"of":[26,98,129],"providing":[27],"greater":[28],"flexibility,":[29],"power-efficiency,":[30],"and":[31,95,132],"high":[32],"performance.":[33],"However,":[34],"CGRAs":[35,99],"may":[36],"suffer":[37],"from":[38],"data":[40],"access":[41,73],"bottleneck.":[42],"To":[43,113],"mitigate":[44],"this":[45],"problem,":[46],"we":[47,144],"present":[48],"memory":[51,68,74,123,155],"architecture":[52,90,107,124],"for":[53,67,149,163],"CGRAs.":[54],"Here,":[55],"buffers":[56],"can":[57],"be":[58],"configured":[59],"at":[60],"runtime":[61],"select":[63],"between":[64],"different":[65],"schemes":[66],"access,":[69],"i.":[70],"e.,":[71],"random":[72],"or":[75],"pixel":[76],"buffers.":[77],"We":[78],"showcase":[79],"benefits":[81],"our":[83,147],"approach":[84],"by":[85],"prototyping":[86],"heterogeneous":[88],"RISC":[93],"processor":[94,103],"class":[97],"called":[100],"tightly":[101],"coupled":[102],"arrays":[104],"(TCPAs).":[105],"The":[106],"is":[108],"prototyped":[109],"in":[110,135,158],"FPGA":[111],"technology.":[112],"communicate":[114],"with":[115],"32":[118],"processing":[119,142],"elements":[120],"(PEs),":[121],"utilizes":[125],"less":[126],"than":[127],"2.5%":[128],"slice":[130],"registers":[131],"LUTs":[133],"available":[134],"Virtex-7":[137],"XC7V2000.":[138],"For":[139],"digital":[140],"signal":[141],"applications,":[143],"demonstrate":[145],"that":[146],"system":[150],"integration":[151],"allows":[152],"increasing":[153],"bandwidth":[156],"utilization":[157],"comparison":[159],"state-of-the-art":[161],"solutions":[162],"image":[164],"processing.":[165]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}