{"id":"https://openalex.org/W2588327322","doi":"https://doi.org/10.1109/reconfig.2016.7857190","title":"1 Tb/s anti-replay protection with 20-port on-chip RAM memory in FPGAs","display_name":"1 Tb/s anti-replay protection with 20-port on-chip RAM memory in FPGAs","publication_year":2016,"publication_date":"2016-11-01","ids":{"openalex":"https://openalex.org/W2588327322","doi":"https://doi.org/10.1109/reconfig.2016.7857190","mag":"2588327322"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2016.7857190","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2016.7857190","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057200267","display_name":"Benjamin Buhrow","orcid":"https://orcid.org/0000-0003-3019-4523"},"institutions":[{"id":"https://openalex.org/I1330342723","display_name":"Mayo Clinic","ror":"https://ror.org/02qp3tb03","country_code":"US","type":"funder","lineage":["https://openalex.org/I1330342723"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Benjamin R. Buhrow","raw_affiliation_strings":["Mayo Clinic Rochester, Special Purpose Processor Development Group, Minnesota, USA"],"affiliations":[{"raw_affiliation_string":"Mayo Clinic Rochester, Special Purpose Processor Development Group, Minnesota, USA","institution_ids":["https://openalex.org/I1330342723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040923053","display_name":"William J. Goetzinger","orcid":null},"institutions":[{"id":"https://openalex.org/I1330342723","display_name":"Mayo Clinic","ror":"https://ror.org/02qp3tb03","country_code":"US","type":"funder","lineage":["https://openalex.org/I1330342723"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"William J. Goetzinger","raw_affiliation_strings":["Mayo Clinic Rochester, Special Purpose Processor Development Group, Minnesota, USA"],"affiliations":[{"raw_affiliation_string":"Mayo Clinic Rochester, Special Purpose Processor Development Group, Minnesota, USA","institution_ids":["https://openalex.org/I1330342723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005717479","display_name":"Barry K. Gilbert","orcid":null},"institutions":[{"id":"https://openalex.org/I1330342723","display_name":"Mayo Clinic","ror":"https://ror.org/02qp3tb03","country_code":"US","type":"funder","lineage":["https://openalex.org/I1330342723"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Barry K. Gilbert","raw_affiliation_strings":["Mayo Clinic Rochester, Special Purpose Processor Development Group, Minnesota, USA"],"affiliations":[{"raw_affiliation_string":"Mayo Clinic Rochester, Special Purpose Processor Development Group, Minnesota, USA","institution_ids":["https://openalex.org/I1330342723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5057200267"],"corresponding_institution_ids":["https://openalex.org/I1330342723"],"apc_list":null,"apc_paid":null,"fwci":0.3153,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.61924017,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10651","display_name":"IPv6, Mobility, Handover, Networks, Security","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.837852418422699},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6656192541122437},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5777380466461182},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5767989754676819},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.5010726451873779},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3889080882072449},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3341097831726074},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.24287736415863037}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.837852418422699},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6656192541122437},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5777380466461182},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5767989754676819},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.5010726451873779},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3889080882072449},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3341097831726074},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.24287736415863037}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2016.7857190","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2016.7857190","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.4099999964237213}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1923289336","https://openalex.org/W2027069801","https://openalex.org/W2070487595","https://openalex.org/W2093994565","https://openalex.org/W2108937960","https://openalex.org/W2140471436","https://openalex.org/W2142987071","https://openalex.org/W2143663695","https://openalex.org/W2162969629","https://openalex.org/W2168486604","https://openalex.org/W2254691854","https://openalex.org/W2276932458","https://openalex.org/W2297696830"],"related_works":["https://openalex.org/W2544043553","https://openalex.org/W2546284597","https://openalex.org/W2348562861","https://openalex.org/W2540393334","https://openalex.org/W1983570530","https://openalex.org/W2390042878","https://openalex.org/W2062932566","https://openalex.org/W2271847574","https://openalex.org/W2746234147","https://openalex.org/W2085828379"],"abstract_inverted_index":{"As":[0],"network":[1,40],"data":[2,41,83],"rates":[3],"advance":[4],"toward":[5],"1":[6,81],"Tb/s,":[7],"hardware-based":[8],"implementations":[9],"of":[10,75,118,142],"anti-replay":[11,51,72,148],"offer":[12],"desirable":[13],"tradeoffs":[14],"over":[15,115],"software.":[16],"However,":[17],"internal":[18],"logic":[19],"busses":[20,44],"in":[21,95],"FPGAs":[22],"are":[23,45,102,125],"becoming":[24],"wider":[25],"(512+":[26],"bits)":[27],"and":[28,144],"segmented":[29],"(more":[30],"than":[31],"one":[32],"packet":[33,62],"per":[34],"clock":[35],"cycle)":[36],"to":[37,56,104,132],"accommodate":[38,128],"increased":[39],"rates.":[42],"Such":[43],"challenging":[46],"for":[47,146],"applications":[48],"such":[49],"as":[50],"that":[52,101,127],"require":[53],"read-modify-write":[54],"operations":[55],"a":[57,96,106],"coherent":[58],"database":[59,135],"on":[60],"each":[61],"arrival.":[63],"In":[64],"this":[65],"paper":[66],"we":[67],"present":[68],"an":[69],"FPGA-targeted":[70],"pipelined":[71],"design":[73,87],"capable":[74],"accommodating":[76],"1024":[77],"IPsec":[78],"tunnels":[79],"at":[80,111],"Tb/s":[82,117],"rate.":[84],"The":[85],"novel":[86],"is":[88],"enabled":[89],"by":[90],"fast":[91],"on-chip":[92],"block":[93],"RAMs":[94],"xcvu190":[97],"Virtex":[98],"Ultrascale":[99],"FPGA":[100],"used":[103],"construct":[105],"20-port":[107],"RAM":[108],"memory":[109],"operating":[110],"400":[112],"MHz":[113],"with":[114],"5":[116],"peak":[119],"bandwidth.":[120],"Custom":[121],"single-clock":[122],"write-combining":[123],"techniques":[124],"described":[126],"multiple":[129],"concurrent":[130],"updates":[131],"the":[133,140,147],"same":[134],"address.":[136],"We":[137],"also":[138],"investigate":[139],"limits":[141],"capacity":[143],"concurrency":[145],"application.":[149]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}