{"id":"https://openalex.org/W2587858416","doi":"https://doi.org/10.1109/reconfig.2016.7857189","title":"Survey on and re-evaluation of wide adder architectures on FPGAs","display_name":"Survey on and re-evaluation of wide adder architectures on FPGAs","publication_year":2016,"publication_date":"2016-11-01","ids":{"openalex":"https://openalex.org/W2587858416","doi":"https://doi.org/10.1109/reconfig.2016.7857189","mag":"2587858416"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2016.7857189","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2016.7857189","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055093027","display_name":"Thomas B. Preu\u00dfer","orcid":"https://orcid.org/0000-0003-3998-7896"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Thomas B. Preusser","raw_affiliation_strings":["Technische Universitat Dresden, Dresden, Sachsen, DE"],"affiliations":[{"raw_affiliation_string":"Technische Universitat Dresden, Dresden, Sachsen, DE","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059002828","display_name":"Markus Krause","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Markus Krause","raw_affiliation_strings":["Department of Computer Science Technische, Universit\u00e4t Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science Technische, Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5055093027"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.16820215,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.856725811958313},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.774469256401062},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.7586146593093872},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5933315753936768},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5793657898902893},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.5184299945831299},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4614047110080719},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43894490599632263},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.41035518050193787},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3621213436126709},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.29499804973602295},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2775968909263611},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17324107885360718},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.15743252635002136},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09300971031188965}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.856725811958313},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.774469256401062},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.7586146593093872},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5933315753936768},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5793657898902893},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.5184299945831299},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4614047110080719},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43894490599632263},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.41035518050193787},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3621213436126709},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29499804973602295},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2775968909263611},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17324107885360718},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.15743252635002136},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09300971031188965},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2016.7857189","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2016.7857189","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2089277086","https://openalex.org/W2111568453","https://openalex.org/W2112969627","https://openalex.org/W2117933081","https://openalex.org/W2142727297","https://openalex.org/W2587856256","https://openalex.org/W2916844179"],"related_works":["https://openalex.org/W2072220574","https://openalex.org/W4285082868","https://openalex.org/W2162004439","https://openalex.org/W2558076308","https://openalex.org/W4317402486","https://openalex.org/W2120552212","https://openalex.org/W2990605371","https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722"],"abstract_inverted_index":{"The":[0,22,190],"binary":[1],"word":[2],"addition":[3,37,145,199,215],"was":[4],"one":[5],"of":[6,35,47,59,80,131,160,198,211,230,249],"the":[7,28,36,45,48,57,60,121,143,153,158,195,201,209,212,228,231,247],"earliest":[8],"operations":[9],"that":[10,31,72,95,146,182,221],"called":[11],"for":[12],"special-purpose":[13],"hardware":[14],"structures":[15,117],"on":[16,84,142],"otherwise":[17],"freely":[18],"programmable":[19],"logic":[20,24,62,82],"devices.":[21,89,252],"large":[23],"depth":[25],"induced":[26],"by":[27,69,152,194],"great":[29,105],"fanin":[30,197],"comprises":[32],"both":[33],"operands":[34,163],"is":[38,92,147,183,200],"especially":[39],"harmful":[40],"in":[41,54,157,169,246],"SRAM-programmed":[42],"FPGAs":[43],"where":[44],"delays":[46,58],"configurable":[49,81],"inter-LUT":[50],"routing":[51],"are":[52,166],"expensive":[53],"comparison":[55],"to":[56,175,185],"connected":[61],"stages.":[63],"These":[64],"costs":[65],"have":[66,207],"been":[67,126],"addressed":[68],"carry":[70,233],"chains":[71],"establish":[73],"direct":[74],"links":[75],"through":[76],"a":[77,98,104,238],"linear":[78,100],"series":[79],"blocks":[83],"virtually":[85],"all":[86],"modern":[87,250],"FPGA":[88,251],"This":[90,155,235],"structure":[91],"so":[93,148],"effective":[94],"it":[96,108],"puts":[97],"simple":[99],"adder":[101,116,180,219],"layout":[102],"at":[103],"advantage.":[106],"Although":[107],"must":[109],"eventually":[110],"recede":[111],"behind":[112],"more":[113],"sophisticated":[114],"hierarchical":[115,225],"with":[118,227],"logarithmic":[119],"delays,":[120],"actual":[122],"turning":[123],"point":[124],"has":[125],"pushed":[127],"beyond":[128],"operand":[129],"widths":[130],"50":[132],"bits":[133],"or":[134],"more.":[135],"Thus,":[136],"many":[137],"designs":[138],"can":[139],"simply":[140],"rely":[141],"default":[144],"well":[149],"supported":[150],"directly":[151],"hardware.":[154],"changes":[156],"context":[159,248],"extraordinarily":[161],"wide":[162,179,196],"as":[164],"they":[165],"often":[167],"found":[168],"cryptographic":[170],"applications.":[171],"They":[172],"require":[173],"designers":[174],"identify":[176],"an":[177],"appropriate":[178],"implementation":[181],"able":[184],"meet":[186],"their":[187],"design":[188],"goals.":[189],"typical":[191],"bottleneck":[192],"imposed":[193],"achievable":[202],"clock":[203],"rate.":[204],"Various":[205],"authors":[206],"analyzed":[208],"performance":[210],"classic":[213,224],"fast":[214,232],"schemes":[216],"and":[217,243],"proposed":[218],"architectures":[220],"genuinely":[222],"blend":[223],"approaches":[226],"capabilities":[229],"chains.":[234],"paper":[236],"presents":[237],"survey":[239],"across":[240],"these":[241],"proposals":[242],"re-evaluates":[244],"them":[245]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}