{"id":"https://openalex.org/W2588101650","doi":"https://doi.org/10.1109/reconfig.2016.7857186","title":"RePaBit: Automated generation of relocatable partial bitstreams for Xilinx Zynq FPGAs","display_name":"RePaBit: Automated generation of relocatable partial bitstreams for Xilinx Zynq FPGAs","publication_year":2016,"publication_date":"2016-11-01","ids":{"openalex":"https://openalex.org/W2588101650","doi":"https://doi.org/10.1109/reconfig.2016.7857186","mag":"2588101650"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2016.7857186","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2016.7857186","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053320135","display_name":"Jens Rettkowski","orcid":"https://orcid.org/0009-0002-4926-1984"},"institutions":[{"id":"https://openalex.org/I904495901","display_name":"Ruhr University Bochum","ror":"https://ror.org/04tsk2644","country_code":"DE","type":"education","lineage":["https://openalex.org/I904495901"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Jens Rettkowski","raw_affiliation_strings":["Application-Specific Multi-Core Architectures (MCA) Group, Ruhr-University, Bochum"],"affiliations":[{"raw_affiliation_string":"Application-Specific Multi-Core Architectures (MCA) Group, Ruhr-University, Bochum","institution_ids":["https://openalex.org/I904495901"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001080118","display_name":"Konstantin Friesen","orcid":null},"institutions":[{"id":"https://openalex.org/I904495901","display_name":"Ruhr University Bochum","ror":"https://ror.org/04tsk2644","country_code":"DE","type":"education","lineage":["https://openalex.org/I904495901"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Konstantin Friesen","raw_affiliation_strings":["Application-Specific Multi-Core Architectures (MCA) Group, Ruhr-University, Bochum"],"affiliations":[{"raw_affiliation_string":"Application-Specific Multi-Core Architectures (MCA) Group, Ruhr-University, Bochum","institution_ids":["https://openalex.org/I904495901"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060626530","display_name":"Diana G\u00f6hringer","orcid":"https://orcid.org/0000-0003-2571-8441"},"institutions":[{"id":"https://openalex.org/I904495901","display_name":"Ruhr University Bochum","ror":"https://ror.org/04tsk2644","country_code":"DE","type":"education","lineage":["https://openalex.org/I904495901"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Diana Gohringer","raw_affiliation_strings":["Application-Specific Multi-Core Architectures (MCA) Group, Ruhr-University, Bochum"],"affiliations":[{"raw_affiliation_string":"Application-Specific Multi-Core Architectures (MCA) Group, Ruhr-University, Bochum","institution_ids":["https://openalex.org/I904495901"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5053320135"],"corresponding_institution_ids":["https://openalex.org/I904495901"],"apc_list":null,"apc_paid":null,"fwci":1.5767,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.83505736,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8814192414283752},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7297953367233276},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47815951704978943}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8814192414283752},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7297953367233276},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47815951704978943}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2016.7857186","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2016.7857186","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.4300000071525574,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1621597718","https://openalex.org/W1993830474","https://openalex.org/W2063778965","https://openalex.org/W2063941171","https://openalex.org/W2067433136","https://openalex.org/W2075397577","https://openalex.org/W2085239773","https://openalex.org/W2092633783","https://openalex.org/W2128492110","https://openalex.org/W2134382506","https://openalex.org/W2171549192","https://openalex.org/W2183064252","https://openalex.org/W2404482436","https://openalex.org/W2541005866","https://openalex.org/W3143557200","https://openalex.org/W6713706437"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2111241003","https://openalex.org/W2390279801","https://openalex.org/W4200391368","https://openalex.org/W2358668433","https://openalex.org/W2355315220","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841"],"abstract_inverted_index":{"Partial":[0],"reconfiguration":[1],"in":[2,114],"FPGAs":[3],"increases":[4],"the":[5,28,39,66,75,92],"flexibility":[6,123],"of":[7,14,30,101,116],"a":[8,58,111,131],"system":[9],"due":[10],"to":[11,22,46,85],"dynamic":[12],"replacement":[13],"hardware":[15],"modules.":[16],"However,":[17],"more":[18,122],"memory":[19],"is":[20,41,71,77,88],"needed":[21],"store":[23],"all":[24,31,35],"partial":[25,32,125],"bitstreams":[26,33],"and":[27,98,118],"generation":[29],"for":[34],"possible":[36],"regions":[37],"on":[38,91],"FPGA":[40,95],"very":[42],"time-consuming.":[43],"In":[44,55,73],"order":[45],"overcome":[47],"these":[48],"issues,":[49],"bitstream":[50,63,126],"relocation":[51,64,100,127],"can":[52],"be":[53],"used.":[54],"this":[56],"paper,":[57],"novel":[59],"approach":[60,76],"that":[61,82],"facilitates":[62],"with":[65],"Xilinx":[67,93],"Vivado":[68,84],"tool":[69],"flow":[70],"presented.":[72],"addition,":[74],"automated":[78],"by":[79,124],"TCL":[80],"scripts":[81],"extend":[83],"RePaBit.":[86],"RePaBit":[87],"successfully":[89],"evaluated":[90],"Zynq":[94],"using":[96],"1D":[97],"2D":[99],"complex":[102],"modules":[103],"such":[104],"as":[105,128,130],"MicroBlaze":[106],"processors.":[107],"The":[108],"results":[109],"show":[110],"negligible":[112],"overhead":[113],"terms":[115],"area":[117],"frequency":[119],"while":[120],"enabling":[121],"well":[129],"faster":[132],"design":[133],"time.":[134]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}