{"id":"https://openalex.org/W2589087145","doi":"https://doi.org/10.1109/reconfig.2016.7857180","title":"Packing a modern Xilinx FPGA using RapidSmith","display_name":"Packing a modern Xilinx FPGA using RapidSmith","publication_year":2016,"publication_date":"2016-11-01","ids":{"openalex":"https://openalex.org/W2589087145","doi":"https://doi.org/10.1109/reconfig.2016.7857180","mag":"2589087145"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2016.7857180","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2016.7857180","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031400206","display_name":"Travis Haroldsen","orcid":null},"institutions":[{"id":"https://openalex.org/I100005738","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47","country_code":"US","type":"education","lineage":["https://openalex.org/I100005738"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Travis Haroldsen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Brigham Young University, Provo, UT"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Brigham Young University, Provo, UT","institution_ids":["https://openalex.org/I100005738"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087430192","display_name":"Brent Nelson","orcid":"https://orcid.org/0000-0002-7523-3269"},"institutions":[{"id":"https://openalex.org/I100005738","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47","country_code":"US","type":"education","lineage":["https://openalex.org/I100005738"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brent Nelson","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Brigham Young University, Provo, UT"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Brigham Young University, Provo, UT","institution_ids":["https://openalex.org/I100005738"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018034033","display_name":"Brad Hutchings","orcid":"https://orcid.org/0000-0002-2991-0230"},"institutions":[{"id":"https://openalex.org/I100005738","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47","country_code":"US","type":"education","lineage":["https://openalex.org/I100005738"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brad Hutchings","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Brigham Young University, Provo, UT"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Brigham Young University, Provo, UT","institution_ids":["https://openalex.org/I100005738"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5031400206"],"corresponding_institution_ids":["https://openalex.org/I100005738"],"apc_list":null,"apc_paid":null,"fwci":0.3675,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.68267277,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8552815914154053},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.79747074842453},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7507994174957275},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7126418948173523},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5655794739723206},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5152831077575684},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4921824038028717},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4762970507144928},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42580878734588623},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.42090409994125366}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8552815914154053},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.79747074842453},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7507994174957275},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7126418948173523},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5655794739723206},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5152831077575684},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4921824038028717},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4762970507144928},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42580878734588623},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.42090409994125366},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2016.7857180","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2016.7857180","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1635819215","https://openalex.org/W1966460368","https://openalex.org/W1969466278","https://openalex.org/W2005602803","https://openalex.org/W2029541370","https://openalex.org/W2095431940","https://openalex.org/W2124402195","https://openalex.org/W2155316178","https://openalex.org/W2171549192","https://openalex.org/W2275304190","https://openalex.org/W4241806018"],"related_works":["https://openalex.org/W2544043553","https://openalex.org/W2546284597","https://openalex.org/W2348562861","https://openalex.org/W2540393334","https://openalex.org/W2110265185","https://openalex.org/W3146360095","https://openalex.org/W1983570530","https://openalex.org/W2062932566","https://openalex.org/W2390042878","https://openalex.org/W2085828379"],"abstract_inverted_index":{"Academic":[0],"packing":[1,17,47],"algorithms":[2],"have":[3],"typically":[4],"been":[5],"limited":[6],"to":[7,24],"theoretical":[8],"architectures.":[9],"In":[10],"this":[11],"paper,":[12],"we":[13],"describe":[14],"RSVPack,":[15],"a":[16,48],"algorithm":[18],"built":[19],"on":[20],"top":[21],"of":[22,50],"RapidSmith":[23],"target":[25],"the":[26,36],"Xilinx":[27,37],"Virtex":[28],"6":[29],"architecture.":[30],"We":[31],"integrate":[32],"our":[33,43],"packer":[34,44],"into":[35],"ISE":[38],"CAD":[39],"flow":[40],"and":[41,53,56],"demonstrate":[42],"tool":[45],"by":[46],"set":[49],"benchmark":[51],"circuits":[52],"performing":[54],"routing":[55],"timing":[57],"analysis":[58],"inside":[59],"ISE.":[60]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}