{"id":"https://openalex.org/W2587859415","doi":"https://doi.org/10.1109/reconfig.2016.7857179","title":"Overloaded CDMA interconnect for Network-on-Chip (OCNoC)","display_name":"Overloaded CDMA interconnect for Network-on-Chip (OCNoC)","publication_year":2016,"publication_date":"2016-11-01","ids":{"openalex":"https://openalex.org/W2587859415","doi":"https://doi.org/10.1109/reconfig.2016.7857179","mag":"2587859415"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2016.7857179","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2016.7857179","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101730050","display_name":"Khaled E. Ahmed","orcid":"https://orcid.org/0000-0001-9946-1162"},"institutions":[{"id":"https://openalex.org/I84524832","display_name":"Alexandria University","ror":"https://ror.org/00mzz1w90","country_code":"EG","type":"education","lineage":["https://openalex.org/I84524832"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Khaled E. Ahmed","raw_affiliation_strings":["Electrical Engineering Department, Alexandria University, Alexandria, Egypt"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Alexandria University, Alexandria, Egypt","institution_ids":["https://openalex.org/I84524832"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085648337","display_name":"Mohamed R. M. Rizk","orcid":"https://orcid.org/0000-0003-1603-8516"},"institutions":[{"id":"https://openalex.org/I84524832","display_name":"Alexandria University","ror":"https://ror.org/00mzz1w90","country_code":"EG","type":"education","lineage":["https://openalex.org/I84524832"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Mohamed R. Rizk","raw_affiliation_strings":["Electrical Engineering Department, Alexandria University, Alexandria, Egypt"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Alexandria University, Alexandria, Egypt","institution_ids":["https://openalex.org/I84524832"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022893014","display_name":"Mohammed M. Farag","orcid":"https://orcid.org/0000-0002-0739-3631"},"institutions":[{"id":"https://openalex.org/I84524832","display_name":"Alexandria University","ror":"https://ror.org/00mzz1w90","country_code":"EG","type":"education","lineage":["https://openalex.org/I84524832"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Mohammed M. Farag","raw_affiliation_strings":["Electrical Engineering Department, Alexandria University, Alexandria, Egypt"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Alexandria University, Alexandria, Egypt","institution_ids":["https://openalex.org/I84524832"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I84524832"],"apc_list":null,"apc_paid":null,"fwci":0.2525,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.47980132,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"1","issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10018","display_name":"Advancements in Battery Materials","score":0.9828000068664551,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9781000018119812,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.714638888835907},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.6653765439987183},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.5731110572814941},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.494987428188324},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.4804919958114624},{"id":"https://openalex.org/keywords/code-division-multiple-access","display_name":"Code division multiple access","score":0.44582924246788025},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42570385336875916},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4197685122489929},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4169777035713196},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.1412871778011322},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0923433005809784}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.714638888835907},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.6653765439987183},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.5731110572814941},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.494987428188324},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.4804919958114624},{"id":"https://openalex.org/C47696715","wikidata":"https://www.wikidata.org/wiki/Q233394","display_name":"Code division multiple access","level":2,"score":0.44582924246788025},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42570385336875916},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4197685122489929},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4169777035713196},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.1412871778011322},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0923433005809784}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2016.7857179","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2016.7857179","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8799999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1910337947","https://openalex.org/W1975266815","https://openalex.org/W1976000412","https://openalex.org/W1995749881","https://openalex.org/W2047909879","https://openalex.org/W2119677480","https://openalex.org/W2142232990","https://openalex.org/W2151561617","https://openalex.org/W2152821147","https://openalex.org/W2222880493","https://openalex.org/W2308211091","https://openalex.org/W2542912587","https://openalex.org/W6677632535","https://openalex.org/W6688568525"],"related_works":["https://openalex.org/W2765822612","https://openalex.org/W2007548147","https://openalex.org/W2052816277","https://openalex.org/W2167988973","https://openalex.org/W2603824091","https://openalex.org/W2439487276","https://openalex.org/W2560886726","https://openalex.org/W2091258882","https://openalex.org/W2541438272","https://openalex.org/W2013729863"],"abstract_inverted_index":{"Networks":[0],"on":[1,121,189],"Chip":[2,122],"(NoCs)":[3],"have":[4],"replaced":[5],"on-chip":[6],"buses":[7],"as":[8,26],"the":[9,41,54,72,96,102,115,131,137,144,159,167,220],"paramount":[10],"communication":[11],"strategy":[12],"in":[13,68,208,235],"large":[14],"scale":[15],"Systems-on-Chips":[16],"(SoCs).":[17],"Code":[18],"Division":[19],"Multiple":[20],"Access":[21],"(CDMA)":[22],"has":[23,71],"been":[24],"proposed":[25],"an":[27,50],"interconnect":[28,118],"fabric":[29],"that":[30,58],"can":[31,59,100],"achieve":[32],"high":[33],"throughput":[34,146,199],"and":[35,80,91,104,142,162,165,176,187],"fixed":[36,89],"transfer":[37,140,163],"latency":[38,90,141,164],"due":[39],"to":[40,84,107,135,157,202,239],"CDMA":[42,46,56,98,117,133,178],"transmission":[43],"concurrency.":[44],"Overloaded":[45,116],"Interconnect":[47],"(OCI)":[48],"is":[49,155],"architectural":[51],"evolution":[52],"of":[53,74],"conventional":[55,240],"interconnects":[57],"double":[60],"their":[61],"bandwidth":[62,77],"at":[63,78,147,232],"marginal":[64],"cost.":[65],"Employing":[66],"OCI":[67],"CDMA-based":[69,241],"NoCs":[70],"potential":[73],"providing":[75],"higher":[76],"low-power":[79],"-area":[81],"overheads":[82],"compared":[83,238],"other":[85],"NoC":[86],"architectures.":[87],"Furthermore,":[88],"predictable":[92],"performance":[93],"achieved":[94],"by":[95],"inherent":[97],"concurrency":[99],"reduce":[101,136,158],"effort":[103],"overhead":[105],"required":[106],"implement":[108],"QoS.":[109],"In":[110],"this":[111],"work,":[112],"we":[113],"advance":[114],"for":[119],"Network":[120],"(OCNoC)":[123],"dynamic":[124],"central":[125,183],"router.":[126],"The":[127,181],"OCNoC":[128,171,182,223],"router":[129,224],"leverages":[130],"overloaded":[132],"concept":[134],"overall":[138],"packet":[139,209],"improve":[143],"network":[145],"a":[148,190,198,205,213],"negligible":[149],"area":[150,228],"overhead.":[151],"Dynamic":[152],"code":[153],"assignment":[154],"adopted":[156],"decoding":[160],"complexity":[161],"maximize":[166],"crossbar":[168],"utilization.":[169],"Two":[170],"solutions":[172],"are":[173,185],"advanced,":[174],"serial":[175],"parallel":[177],"encoding":[179],"schemes.":[180],"routers":[184],"implemented":[186],"validated":[188],"Virtex-7":[191],"VC709":[192],"FPGA":[193],"kit.":[194],"Evaluation":[195],"results":[196],"show":[197],"enhancement":[200],"up":[201],"142%":[203],"with":[204],"1.7%":[206],"variation":[207],"latencies.":[210],"Synthesized":[211],"using":[212],"65":[214],"nm":[215],"ASIC":[216,222],"standard":[217],"cell":[218],"library,":[219],"presented":[221],"requires":[225],"61%":[226],"less":[227],"per":[229],"processing":[230],"element":[231],"81.5%":[233],"saving":[234],"energy":[236],"dissipation":[237],"NoCs.":[242]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}