{"id":"https://openalex.org/W2588653200","doi":"https://doi.org/10.1109/reconfig.2016.7857178","title":"Optimal processor interface for CGRA-based accelerators implemented on FPGAs","display_name":"Optimal processor interface for CGRA-based accelerators implemented on FPGAs","publication_year":2016,"publication_date":"2016-11-01","ids":{"openalex":"https://openalex.org/W2588653200","doi":"https://doi.org/10.1109/reconfig.2016.7857178","mag":"2588653200"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2016.7857178","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2016.7857178","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059180117","display_name":"Lukas Johannes Jung","orcid":null},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Lukas Johannes Jung","raw_affiliation_strings":["Department for Electrical Engineering and Information Technology, Computer Systems Group, Darmstadt, TU"],"affiliations":[{"raw_affiliation_string":"Department for Electrical Engineering and Information Technology, Computer Systems Group, Darmstadt, TU","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005076278","display_name":"Christian Hochberger","orcid":"https://orcid.org/0000-0001-5516-7826"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Christian Hochberger","raw_affiliation_strings":["Department for Electrical Engineering and Information Technology, Computer Systems Group, Darmstadt, TU"],"affiliations":[{"raw_affiliation_string":"Department for Electrical Engineering and Information Technology, Computer Systems Group, Darmstadt, TU","institution_ids":["https://openalex.org/I31512782"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5059180117"],"corresponding_institution_ids":["https://openalex.org/I31512782"],"apc_list":null,"apc_paid":null,"fwci":0.6307,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.70481475,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.79149329662323},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.7744921445846558},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.7029410600662231},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.647995114326477},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5791100859642029},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5300414562225342},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47152456641197205},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4543038308620453},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4364977180957794},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20017126202583313}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.79149329662323},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.7744921445846558},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.7029410600662231},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.647995114326477},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5791100859642029},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5300414562225342},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47152456641197205},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4543038308620453},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4364977180957794},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20017126202583313},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2016.7857178","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2016.7857178","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1651679540","https://openalex.org/W1968797749","https://openalex.org/W1969816685","https://openalex.org/W2018348175","https://openalex.org/W2022796472","https://openalex.org/W2041384801","https://openalex.org/W2280793075","https://openalex.org/W2289700121","https://openalex.org/W2482444401","https://openalex.org/W2503064323","https://openalex.org/W4248618830"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2078379271","https://openalex.org/W2043460294","https://openalex.org/W4210712718","https://openalex.org/W1905398909","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W3023876411","https://openalex.org/W123152114"],"abstract_inverted_index":{"Coarse":[0],"Grained":[1],"Reconfigurable":[2],"Arrays":[3],"(CGRA)":[4],"can":[5,18],"be":[6,19],"used":[7,76],"to":[8,25,35,69],"substantially":[9],"boost":[10],"the":[11,31,36,39,46,50,57,61,65,72,75,79],"processing":[12],"power":[13],"of":[14,30,41],"embedded":[15],"applications.":[16],"They":[17],"included":[20],"in":[21],"typical":[22],"system-on-chip":[23],"architectures":[24],"execute":[26],"computationally":[27],"demanding":[28],"parts":[29],"application.":[32],"Delegating":[33],"execution":[34],"CGRA":[37,66],"requires":[38],"exchange":[40],"live":[42],"in/out":[43],"variables":[44],"between":[45,60],"processor":[47],"core":[48],"and":[49,64,78],"CGRA.":[51],"In":[52],"this":[53],"paper":[54],"we":[55],"search":[56],"optimal":[58],"interface":[59],"surrounding":[62],"system":[63],"with":[67],"respect":[68],"impact":[70],"on":[71],"operating":[73],"frequency,":[74],"resources":[77],"runtime":[80],"overhead.":[81]},"counts_by_year":[{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}