{"id":"https://openalex.org/W2588201809","doi":"https://doi.org/10.1109/reconfig.2016.7857176","title":"Hobbit \u2014 Smaller but faster than a dwarf: Revisiting lightweight SHA-3 FPGA implementations","display_name":"Hobbit \u2014 Smaller but faster than a dwarf: Revisiting lightweight SHA-3 FPGA implementations","publication_year":2016,"publication_date":"2016-11-01","ids":{"openalex":"https://openalex.org/W2588201809","doi":"https://doi.org/10.1109/reconfig.2016.7857176","mag":"2588201809"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2016.7857176","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2016.7857176","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013163675","display_name":"Bernhard Jungk","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Bernhard Jungk","raw_affiliation_strings":["PACE, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"PACE, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108223735","display_name":"Marc St\u00f6ttinger","orcid":"https://orcid.org/0000-0001-7970-3945"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Marc Stottinger","raw_affiliation_strings":["Independent Researcher"],"affiliations":[{"raw_affiliation_string":"Independent Researcher","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5013163675"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":2.6605,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.92546116,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"2016","issue":null,"first_page":"7","last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9929999709129333,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9900000095367432,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8869367837905884},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.802147388458252},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.796078622341156},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7752442359924316},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5550972819328308},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5069975852966309},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4846566319465637},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.46462947130203247},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4421062469482422},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.43656831979751587},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15172794461250305}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8869367837905884},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.802147388458252},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.796078622341156},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7752442359924316},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5550972819328308},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5069975852966309},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4846566319465637},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.46462947130203247},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4421062469482422},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.43656831979751587},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15172794461250305},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/reconfig.2016.7857176","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2016.7857176","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},{"id":"mag:2742791366","is_oa":false,"landing_page_url":"http://jglobal.jst.go.jp/en/public/20090422/201702226049591752","pdf_url":null,"source":{"id":"https://openalex.org/S4306512817","display_name":"IEEE Conference Proceedings","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":"IEEE Conference Proceedings","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5099999904632568}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W56827125","https://openalex.org/W154446972","https://openalex.org/W1545705789","https://openalex.org/W1562434331","https://openalex.org/W1975505618","https://openalex.org/W2027467955","https://openalex.org/W2030252755","https://openalex.org/W2090150216","https://openalex.org/W2107177577","https://openalex.org/W2170134827","https://openalex.org/W2170388915","https://openalex.org/W2527572152","https://openalex.org/W2740230064","https://openalex.org/W6606227395","https://openalex.org/W6632419563"],"related_works":["https://openalex.org/W2544043553","https://openalex.org/W2546284597","https://openalex.org/W2348562861","https://openalex.org/W2170552397","https://openalex.org/W2540393334","https://openalex.org/W2375218795","https://openalex.org/W2390042878","https://openalex.org/W2062932566","https://openalex.org/W2393010557","https://openalex.org/W2085828379"],"abstract_inverted_index":{"In":[0],"this":[1,92],"paper,":[2],"we":[3,95,102,134],"revisit":[4],"lightweight":[5,111],"FPGA":[6],"implementations":[7],"for":[8,40,57,91,110,120],"SHA-3":[9,123],"and":[10,119,127,155],"improve":[11],"upon":[12,87],"the":[13,16,25,38,41,51,66,74,104,143,152,156],"state":[14],"of":[15,107,122,130],"art":[17],"by":[18,44,69,84],"applying":[19],"a":[20,32,36,80,148],"new":[21],"optimization":[22],"technique":[23],"to":[24,50,53],"slice-oriented":[26],"architecture,":[27],"which":[28,113],"is":[29],"based":[30],"on":[31,65,151],"shallow":[33],"pipeline.":[34],"As":[35],"result,":[37],"area":[39,153],"implementation":[42,56,99],"reduces":[43],"almost":[45],"one":[46],"quarter":[47],"(23%),":[48],"compared":[49],"up":[52],"now":[54],"smallest":[55],"Virtex-5":[58],"FPGAs.":[59],"The":[60],"proposed":[61],"design":[62],"also":[63],"improves":[64],"throughput-area":[67,81],"ratio":[68,82],"59%.":[70],"For":[71],"Virtex-6":[72],"FPGAs,":[73],"improvements":[75],"are":[76],"even":[77],"higher,":[78],"showing":[79],"increase":[83],"over":[85],"150%":[86],"previously":[88],"reported":[89],"results":[90],"FPGA.":[93],"Furthermore,":[94],"evaluate":[96,135],"several":[97,115,136],"additional":[98],"trade-offs.":[100],"First,":[101],"provide":[103],"maximum":[105],"number":[106],"pipeline":[108],"stages":[109],"architectures,":[112],"process":[114],"slices":[116],"in":[117],"parallel":[118],"variants":[121],"with":[124],"only":[125],"800":[126],"400":[128],"bits":[129],"internal":[131],"state.":[132],"Second,":[133],"hardware":[137,144],"interfaces.":[138],"This":[139],"evaluation":[140],"shows,":[141],"that":[142],"interface":[145],"may":[146],"have":[147],"significant":[149],"impact":[150],"consumption":[154],"throughput.":[157]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}