{"id":"https://openalex.org/W2588527109","doi":"https://doi.org/10.1109/reconfig.2016.7857168","title":"Enabling dynamic and partial reconfiguration in Xilinx SDSoC","display_name":"Enabling dynamic and partial reconfiguration in Xilinx SDSoC","publication_year":2016,"publication_date":"2016-11-01","ids":{"openalex":"https://openalex.org/W2588527109","doi":"https://doi.org/10.1109/reconfig.2016.7857168","mag":"2588527109"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2016.7857168","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2016.7857168","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079153740","display_name":"Tobias Kalb","orcid":"https://orcid.org/0000-0002-1993-0086"},"institutions":[{"id":"https://openalex.org/I904495901","display_name":"Ruhr University Bochum","ror":"https://ror.org/04tsk2644","country_code":"DE","type":"education","lineage":["https://openalex.org/I904495901"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Tobias Kalb","raw_affiliation_strings":["Application-Specific Multi-Core Architectures (MCA) Group, Ruhr-University Bochum (RUB), Germany"],"affiliations":[{"raw_affiliation_string":"Application-Specific Multi-Core Architectures (MCA) Group, Ruhr-University Bochum (RUB), Germany","institution_ids":["https://openalex.org/I904495901"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060626530","display_name":"Diana G\u00f6hringer","orcid":"https://orcid.org/0000-0003-2571-8441"},"institutions":[{"id":"https://openalex.org/I904495901","display_name":"Ruhr University Bochum","ror":"https://ror.org/04tsk2644","country_code":"DE","type":"education","lineage":["https://openalex.org/I904495901"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Diana Gohringer","raw_affiliation_strings":["Application-Specific Multi-Core Architectures (MCA) Group, Ruhr-University Bochum (RUB), Germany"],"affiliations":[{"raw_affiliation_string":"Application-Specific Multi-Core Architectures (MCA) Group, Ruhr-University Bochum (RUB), Germany","institution_ids":["https://openalex.org/I904495901"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5079153740"],"corresponding_institution_ids":["https://openalex.org/I904495901"],"apc_list":null,"apc_paid":null,"fwci":3.1534,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.92063194,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.9245033860206604},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8699763417243958},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7428868412971497},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7111192941665649},{"id":"https://openalex.org/keywords/workflow","display_name":"Workflow","score":0.7017542123794556},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4748437702655792},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.44603776931762695},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18258586525917053}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.9245033860206604},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8699763417243958},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7428868412971497},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7111192941665649},{"id":"https://openalex.org/C177212765","wikidata":"https://www.wikidata.org/wiki/Q627335","display_name":"Workflow","level":2,"score":0.7017542123794556},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4748437702655792},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.44603776931762695},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18258586525917053},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2016.7857168","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2016.7857168","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5899999737739563,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1500819376","https://openalex.org/W1632220086","https://openalex.org/W1974414477","https://openalex.org/W2096001533","https://openalex.org/W2102800620","https://openalex.org/W2125612798","https://openalex.org/W3144225254"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W2797161794","https://openalex.org/W2073075351","https://openalex.org/W2096938998","https://openalex.org/W1760305469"],"abstract_inverted_index":{"In":[0,177],"the":[1,31,43,48,54,58,61,85,93,102,148,152,166,181,193],"past":[2],"years":[3],"dynamic":[4,182],"partial":[5,184],"reconfiguration":[6,185],"(DPR)":[7],"has":[8],"been":[9],"established":[10],"as":[11,47,116],"a":[12,18,68,172,203],"well-known":[13],"technique":[14],"for":[15,64,75],"systems":[16],"featuring":[17],"field":[19],"programmable":[20],"gate":[21],"array":[22],"(FPGA).":[23],"Systems-on-Chip":[24],"(SoC)":[25],"with":[26,84],"an":[27,129,140],"ARM":[28],"processor":[29],"ease":[30],"utilization":[32],"of":[33,42,50,56,87,104,154,186,196,205],"DPR":[34,135,162],"and":[35,53,70,151,170,183,192],"motivate":[36],"its":[37],"implementation":[38],"to":[39,133,161,208],"make":[40],"use":[41,134,179],"obvious":[44],"advantages,":[45],"such":[46],"reduction":[49],"area,":[51],"power":[52],"acceleration":[55],"reconfiguring":[57],"FPGA.":[59],"Nonetheless,":[60],"development":[62,103],"process":[63],"SoCs":[65],"is":[66,200],"still":[67],"complex":[69],"time":[71,169],"consuming":[72],"task,":[73],"especially":[74],"those":[76],"designs":[77,105],"using":[78,113],"DPR.":[79,125,155,209],"Xilinx":[80,137],"counters":[81],"this":[82,119],"complexity":[83],"introduction":[86],"their":[88],"new":[89],"high-level":[90,120,149],"tools,":[91],"namely":[92],"SDx":[94],"Development":[95,99],"Environment.":[96],"The":[97],"SDSoC":[98,164],"Environment":[100],"accelerates":[101,165],"running":[106],"on":[107,131],"Zynq":[108],"7000":[109],"devices":[110],"by":[111,202],"only":[112],"C/C++":[114],"applications":[115],"input.":[117],"Unfortunately,":[118],"workflow":[121,150],"does":[122],"not":[123],"incorporate":[124],"This":[126],"paper":[127],"shows":[128],"approach":[130,160],"how":[132],"in":[136,163],"SDSoC.":[138],"Thus":[139],"application":[141,199],"specific":[142],"design":[143,168],"can":[144],"benefit":[145],"from":[146],"both":[147],"advantages":[153],"We":[156],"show":[157],"that":[158],"our":[159,178,197],"overall":[167],"creates":[171],"more":[173],"efficient":[174],"embedded":[175,198],"application.":[176],"case":[180],"hardware":[187],"accelerators":[188],"takes":[189],"10":[190],"ms":[191],"hardware-related":[194],"section":[195],"accelerated":[201],"factor":[204],"14":[206],"due":[207]},"counts_by_year":[{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}