{"id":"https://openalex.org/W2588411405","doi":"https://doi.org/10.1109/reconfig.2016.7857159","title":"Breeze computing: A just in time (JIT) approach for virtualizing FPGAs in the cloud","display_name":"Breeze computing: A just in time (JIT) approach for virtualizing FPGAs in the cloud","publication_year":2016,"publication_date":"2016-11-01","ids":{"openalex":"https://openalex.org/W2588411405","doi":"https://doi.org/10.1109/reconfig.2016.7857159","mag":"2588411405"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2016.7857159","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2016.7857159","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100543612","display_name":"Sen Ma","orcid":null},"institutions":[{"id":"https://openalex.org/I78715868","display_name":"University of Arkansas at Fayetteville","ror":"https://ror.org/05jbt9m15","country_code":"US","type":"education","lineage":["https://openalex.org/I78715868"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sen Ma","raw_affiliation_strings":["Department of CSCE, University of Arkansas, Fayetteville, AR, USA"],"affiliations":[{"raw_affiliation_string":"Department of CSCE, University of Arkansas, Fayetteville, AR, USA","institution_ids":["https://openalex.org/I78715868"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062434121","display_name":"David Andrews","orcid":"https://orcid.org/0000-0003-1464-7107"},"institutions":[{"id":"https://openalex.org/I78715868","display_name":"University of Arkansas at Fayetteville","ror":"https://ror.org/05jbt9m15","country_code":"US","type":"education","lineage":["https://openalex.org/I78715868"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Andrews","raw_affiliation_strings":["Department of CSCE, University of Arkansas, Fayetteville, AR, USA"],"affiliations":[{"raw_affiliation_string":"Department of CSCE, University of Arkansas, Fayetteville, AR, USA","institution_ids":["https://openalex.org/I78715868"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046067082","display_name":"Shanyuan Gao","orcid":"https://orcid.org/0000-0001-7113-125X"},"institutions":[{"id":"https://openalex.org/I11912373","display_name":"Micron (United States)","ror":"https://ror.org/02fv52296","country_code":"US","type":"company","lineage":["https://openalex.org/I11912373"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shanyuan Gao","raw_affiliation_strings":["Computer & Networking (CNBU) Micron Technology, Inc. Seattle, WA, USA"],"affiliations":[{"raw_affiliation_string":"Computer & Networking (CNBU) Micron Technology, Inc. Seattle, WA, USA","institution_ids":["https://openalex.org/I11912373"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010873920","display_name":"Jaime Cummins","orcid":null},"institutions":[{"id":"https://openalex.org/I11912373","display_name":"Micron (United States)","ror":"https://ror.org/02fv52296","country_code":"US","type":"company","lineage":["https://openalex.org/I11912373"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jaime Cummins","raw_affiliation_strings":["Computer & Networking (CNBU) Micron Technology, Inc. Seattle, WA, USA"],"affiliations":[{"raw_affiliation_string":"Computer & Networking (CNBU) Micron Technology, Inc. Seattle, WA, USA","institution_ids":["https://openalex.org/I11912373"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100543612"],"corresponding_institution_ids":["https://openalex.org/I78715868"],"apc_list":null,"apc_paid":null,"fwci":1.1581,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.82691764,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8831539154052734},{"id":"https://openalex.org/keywords/executable","display_name":"Executable","score":0.7711326479911804},{"id":"https://openalex.org/keywords/cloud-computing","display_name":"Cloud computing","score":0.5801448822021484},{"id":"https://openalex.org/keywords/toolchain","display_name":"Toolchain","score":0.5243197679519653},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4987795352935791},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4628675580024719},{"id":"https://openalex.org/keywords/just-in-time-compilation","display_name":"Just-in-time compilation","score":0.4521290957927704},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.43327903747558594},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39169153571128845},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3911117911338806},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3399348258972168},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33484068512916565},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.313673734664917}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8831539154052734},{"id":"https://openalex.org/C160145156","wikidata":"https://www.wikidata.org/wiki/Q778586","display_name":"Executable","level":2,"score":0.7711326479911804},{"id":"https://openalex.org/C79974875","wikidata":"https://www.wikidata.org/wiki/Q483639","display_name":"Cloud computing","level":2,"score":0.5801448822021484},{"id":"https://openalex.org/C2777062904","wikidata":"https://www.wikidata.org/wiki/Q545406","display_name":"Toolchain","level":3,"score":0.5243197679519653},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4987795352935791},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4628675580024719},{"id":"https://openalex.org/C76782552","wikidata":"https://www.wikidata.org/wiki/Q110546","display_name":"Just-in-time compilation","level":3,"score":0.4521290957927704},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.43327903747558594},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39169153571128845},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3911117911338806},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3399348258972168},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33484068512916565},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.313673734664917}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2016.7857159","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2016.7857159","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320314140","display_name":"Family Process Institute","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2021295531","https://openalex.org/W2043542037","https://openalex.org/W2071630526","https://openalex.org/W2081418732","https://openalex.org/W2116433835","https://openalex.org/W2146449469","https://openalex.org/W2153580689","https://openalex.org/W2293470376","https://openalex.org/W4248265791"],"related_works":["https://openalex.org/W2357088637","https://openalex.org/W2256611834","https://openalex.org/W3153841236","https://openalex.org/W3195007140","https://openalex.org/W4377865294","https://openalex.org/W2039690203","https://openalex.org/W1536051636","https://openalex.org/W3207171446","https://openalex.org/W2924022660","https://openalex.org/W2067575922"],"abstract_inverted_index":{"In":[0,82],"this":[1],"paper,":[2],"we":[3,39],"introduce":[4],"a":[5,50,100,139,155],"new":[6,37],"design":[7],"flow":[8],"and":[9,25,150],"architecture":[10],"that":[11,29,54],"lets":[12],"programmers":[13],"replace":[14],"synthesis":[15,85],"with":[16,90],"compilation":[17],"to":[18,119,125,129,153],"create":[19],"custom":[20,156],"accelerators":[21,118],"within":[22,75],"data":[23],"center":[24],"warehouse":[26],"scale":[27],"computers":[28],"include":[30],"reconfigurable":[31,45],"many":[32],"core":[33],"architectures.":[34],"Within":[35],"our":[36,83],"approach,":[38,84],"virtualize":[40],"FPGAs":[41],"into":[42,62],"pre-defined":[43],"partially":[44],"tiles.":[46,64],"We":[47],"then":[48],"define":[49],"run":[51],"time":[52,127],"interpreter":[53],"assembles":[55],"bit":[56,66],"stream":[57],"versions":[58],"of":[59,94],"programming":[60,97],"patterns":[61,98],"the":[63,79,91,95,108,114,126,131],"The":[65],"streams":[67],"as":[68,70],"well":[69],"software":[71,96],"executables":[72],"are":[73],"maintained":[74],"libraries":[76],"accessed":[77],"by":[78],"application":[80,109],"programmers.":[81,110],"occurs":[86],"hand":[87,89],"in":[88],"initial":[92],"coding":[93],"when":[99],"Domain":[101],"Specific":[102],"Language":[103],"is":[104],"first":[105],"created":[106],"for":[107,147],"Initial":[111,134],"results":[112,136],"show":[113,138],"approach":[115,141],"allows":[116],"hardware":[117],"be":[120],"compiled":[121],"100x":[122],"faster":[123],"compared":[124,152],"required":[128],"synthesize":[130],"same":[132],"functionality.":[133],"performance":[135,146],"further":[137],"compilation/interpretation":[140],"can":[142],"achieve":[143],"approximately":[144],"equivalent":[145],"matrix":[148],"operations":[149],"filtering":[151],"synthesizing":[154],"accelerator.":[157]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}