{"id":"https://openalex.org/W2588419495","doi":"https://doi.org/10.1109/reconfig.2016.7857152","title":"An FPGA-based design for joint control and monitoring of permanent magnet synchronous motors","display_name":"An FPGA-based design for joint control and monitoring of permanent magnet synchronous motors","publication_year":2016,"publication_date":"2016-11-01","ids":{"openalex":"https://openalex.org/W2588419495","doi":"https://doi.org/10.1109/reconfig.2016.7857152","mag":"2588419495"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2016.7857152","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2016.7857152","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090393073","display_name":"Paul Rogers","orcid":"https://orcid.org/0000-0002-6808-3653"},"institutions":[{"id":"https://openalex.org/I57328836","display_name":"North Dakota State University","ror":"https://ror.org/05h1bnb22","country_code":"US","type":"education","lineage":["https://openalex.org/I57328836"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Paul Rogers","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Dakota State University, Fargo, ND"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Dakota State University, Fargo, ND","institution_ids":["https://openalex.org/I57328836"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040420034","display_name":"Rajesh Kavasseri","orcid":"https://orcid.org/0000-0002-4444-8136"},"institutions":[{"id":"https://openalex.org/I57328836","display_name":"North Dakota State University","ror":"https://ror.org/05h1bnb22","country_code":"US","type":"education","lineage":["https://openalex.org/I57328836"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rajesh Kavasseri","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Dakota State University, Fargo, ND"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Dakota State University, Fargo, ND","institution_ids":["https://openalex.org/I57328836"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037749034","display_name":"Scott C. Smith","orcid":"https://orcid.org/0000-0001-9863-6637"},"institutions":[{"id":"https://openalex.org/I57328836","display_name":"North Dakota State University","ror":"https://ror.org/05h1bnb22","country_code":"US","type":"education","lineage":["https://openalex.org/I57328836"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Scott C. Smith","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Dakota State University, Fargo, ND"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Dakota State University, Fargo, ND","institution_ids":["https://openalex.org/I57328836"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5090393073"],"corresponding_institution_ids":["https://openalex.org/I57328836"],"apc_list":null,"apc_paid":null,"fwci":1.0712,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.80871706,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10504","display_name":"Sensorless Control of Electric Motors","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10228","display_name":"Multilevel Inverters and Converters","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7039039731025696},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.697008490562439},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6961729526519775},{"id":"https://openalex.org/keywords/matlab","display_name":"MATLAB","score":0.551032304763794},{"id":"https://openalex.org/keywords/synchronous-motor","display_name":"Synchronous motor","score":0.4648963510990143},{"id":"https://openalex.org/keywords/control-engineering","display_name":"Control engineering","score":0.40121644735336304},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39632028341293335},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16886764764785767}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7039039731025696},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.697008490562439},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6961729526519775},{"id":"https://openalex.org/C2780365114","wikidata":"https://www.wikidata.org/wiki/Q169478","display_name":"MATLAB","level":2,"score":0.551032304763794},{"id":"https://openalex.org/C71376005","wikidata":"https://www.wikidata.org/wiki/Q845675","display_name":"Synchronous motor","level":2,"score":0.4648963510990143},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.40121644735336304},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39632028341293335},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16886764764785767},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2016.7857152","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2016.7857152","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","score":0.41999998688697815,"display_name":"Decent work and economic growth"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320309013","display_name":"North Dakota State University","ror":"https://ror.org/05h1bnb22"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1972428456","https://openalex.org/W1981656218","https://openalex.org/W1999541299","https://openalex.org/W2009482268","https://openalex.org/W2035696681","https://openalex.org/W2096113173","https://openalex.org/W2127480543","https://openalex.org/W2127496104","https://openalex.org/W2132265582","https://openalex.org/W2147335249","https://openalex.org/W2249708683","https://openalex.org/W2285181377"],"related_works":["https://openalex.org/W2383333355","https://openalex.org/W2144353363","https://openalex.org/W3004362061","https://openalex.org/W4297665406","https://openalex.org/W2364622490","https://openalex.org/W2042515040","https://openalex.org/W2383986884","https://openalex.org/W2356141508","https://openalex.org/W2749962643","https://openalex.org/W2390807153"],"abstract_inverted_index":{"We":[0],"present":[1],"an":[2,95],"FPGA-based":[3],"design":[4,102],"approach":[5],"that":[6,143],"will":[7],"allow":[8],"motor":[9,51,137],"control":[10,43,85,109,138],"and":[11,44,68,94,119,133,153],"on-board":[12],"condition":[13],"monitoring":[14,45,70],"to":[15,37],"be":[16,148],"achieved":[17],"in":[18,31,162],"parallel":[19],"using":[20,46,71,91],"the":[21,33,39,84,107,144,157],"same":[22],"set":[23],"of":[24,35,42,135,159],"physical":[25,48],"variables.":[26],"The":[27,101,117,128,140],"key":[28],"idea":[29],"lies":[30],"exploiting":[32],"parallelism":[34],"FPGAs":[36],"achieve":[38],"joint":[40,145],"objectives":[41,146],"common":[47],"variables,":[49],"namely":[50],"phase":[52],"currents.":[53],"For":[54],"illustration,":[55],"a":[56],"permanent":[57],"magnet":[58],"synchronous":[59],"machine":[60],"(PMSM)":[61],"governed":[62],"by":[63],"Field":[64],"Oriented":[65],"Control":[66],"(FOC)":[67],"health":[69],"Motor":[72],"Current":[73],"Signature":[74],"Analysis":[75],"(MCSA)":[76],"is":[77,81,87,97],"considered.":[78],"Since":[79],"FOC":[80],"computationally":[82],"intensive,":[83],"algorithm":[86],"optimized":[88],"for":[89,99,106,114],"speed":[90],"distributed":[92],"pipelining":[93],"FFT-core":[96],"utilized":[98],"MCSA.":[100],"stage":[103],"uses":[104],"MATLAB/Simulink":[105],"reference":[108],"coupled":[110],"with":[111,124,150],"HDL":[112],"coder":[113],"VHDL":[115],"generation.":[116],"synthesis":[118],"timing":[120],"analysis":[121,132],"are":[122],"done":[123],"Altera's":[125],"Quartus":[126],"II.":[127],"tool-chain":[129],"allows":[130],"easy":[131],"optimization":[134],"model-based":[136],"algorithms.":[139],"results":[141],"show":[142],"can":[147],"obtained":[149],"decreased":[151],"current":[152],"torque":[154],"ripple":[155],"at":[156],"expense":[158],"modest":[160],"increases":[161],"resource":[163],"utilization.":[164]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
