{"id":"https://openalex.org/W2589016888","doi":"https://doi.org/10.1109/reconfig.2016.7857144","title":"A high-efficiency runtime reconfigurable IP for CNN acceleration on a mid-range all-programmable SoC","display_name":"A high-efficiency runtime reconfigurable IP for CNN acceleration on a mid-range all-programmable SoC","publication_year":2016,"publication_date":"2016-11-01","ids":{"openalex":"https://openalex.org/W2589016888","doi":"https://doi.org/10.1109/reconfig.2016.7857144","mag":"2589016888"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2016.7857144","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2016.7857144","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050421874","display_name":"Paolo Meloni","orcid":"https://orcid.org/0000-0002-8106-4641"},"institutions":[{"id":"https://openalex.org/I172446870","display_name":"University of Cagliari","ror":"https://ror.org/003109y17","country_code":"IT","type":"education","lineage":["https://openalex.org/I172446870"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Paolo Meloni","raw_affiliation_strings":["Dipartimento Ingegneria Elettrica ed Elettronica, Universit\u00e0 degli Studi di Cagliari, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento Ingegneria Elettrica ed Elettronica, Universit\u00e0 degli Studi di Cagliari, Italy","institution_ids":["https://openalex.org/I172446870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014248372","display_name":"Gianfranco Deriu","orcid":null},"institutions":[{"id":"https://openalex.org/I172446870","display_name":"University of Cagliari","ror":"https://ror.org/003109y17","country_code":"IT","type":"education","lineage":["https://openalex.org/I172446870"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gianfranco Deriu","raw_affiliation_strings":["Dipartimento Ingegneria Elettrica ed Elettronica, Universit\u00e0 degli Studi di Cagliari, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento Ingegneria Elettrica ed Elettronica, Universit\u00e0 degli Studi di Cagliari, Italy","institution_ids":["https://openalex.org/I172446870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038717922","display_name":"Francesco Conti","orcid":"https://orcid.org/0000-0002-7924-933X"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]},{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH","IT"],"is_corresponding":false,"raw_author_name":"Francesco Conti","raw_affiliation_strings":["Department of Electrical, University of Bologna, Italy","Integrated Systems Laboratory, ETH, Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical, University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"Integrated Systems Laboratory, ETH, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046255006","display_name":"Igor Loi","orcid":"https://orcid.org/0000-0003-3852-4662"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Igor Loi","raw_affiliation_strings":["Department of Electrical, University of Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical, University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007761671","display_name":"Luigi Raffo","orcid":"https://orcid.org/0000-0001-9683-009X"},"institutions":[{"id":"https://openalex.org/I172446870","display_name":"University of Cagliari","ror":"https://ror.org/003109y17","country_code":"IT","type":"education","lineage":["https://openalex.org/I172446870"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luigi Raffo","raw_affiliation_strings":["Dipartimento Ingegneria Elettrica ed Elettronica, Universit\u00e0 degli Studi di Cagliari, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento Ingegneria Elettrica ed Elettronica, Universit\u00e0 degli Studi di Cagliari, Italy","institution_ids":["https://openalex.org/I172446870"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]},{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["CH","IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["Department of Electrical, University of Bologna, Italy","Integrated Systems Laboratory, ETH, Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical, University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"Integrated Systems Laboratory, ETH, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5050421874"],"corresponding_institution_ids":["https://openalex.org/I172446870"],"apc_list":null,"apc_paid":null,"fwci":1.9213,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.86394682,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9919999837875366,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9775000214576721,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7172258496284485},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.62702876329422},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.6212579607963562},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4836600720882416},{"id":"https://openalex.org/keywords/range","display_name":"Range (aeronautics)","score":0.47875872254371643},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4577781558036804},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3633580803871155},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3241530656814575},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16299214959144592},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11996430158615112}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7172258496284485},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.62702876329422},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.6212579607963562},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4836600720882416},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.47875872254371643},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4577781558036804},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3633580803871155},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3241530656814575},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16299214959144592},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11996430158615112},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/reconfig.2016.7857144","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2016.7857144","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.unica.it:11584/235956","is_oa":false,"landing_page_url":"http://hdl.handle.net/11584/235956","pdf_url":null,"source":{"id":"https://openalex.org/S4377196293","display_name":"UNICA IRIS Institutional Research Information System (University of Cagliari)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I172446870","host_organization_name":"University of Cagliari","host_organization_lineage":["https://openalex.org/I172446870"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferencePaper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320326069","display_name":"Regione Autonoma della Sardegna","ror":null},{"id":"https://openalex.org/F4320338388","display_name":"Eurostars","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1686810756","https://openalex.org/W1968422655","https://openalex.org/W1981474079","https://openalex.org/W1981752636","https://openalex.org/W1984541135","https://openalex.org/W2016053056","https://openalex.org/W2044535169","https://openalex.org/W2067523571","https://openalex.org/W2070167224","https://openalex.org/W2091902424","https://openalex.org/W2094756095","https://openalex.org/W2097117768","https://openalex.org/W2102605133","https://openalex.org/W2113325037","https://openalex.org/W2117696986","https://openalex.org/W2125203716","https://openalex.org/W2132829148","https://openalex.org/W2143884379","https://openalex.org/W2163605009","https://openalex.org/W2233304223","https://openalex.org/W2264905057","https://openalex.org/W2279098554","https://openalex.org/W2411925017","https://openalex.org/W4233528918","https://openalex.org/W6637373629","https://openalex.org/W6674479107","https://openalex.org/W6674914833","https://openalex.org/W6681469950","https://openalex.org/W6684191040","https://openalex.org/W6689437622","https://openalex.org/W6693066613","https://openalex.org/W6695314431"],"related_works":["https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2502691491","https://openalex.org/W3142211975","https://openalex.org/W1879443270","https://openalex.org/W2018912978","https://openalex.org/W2130914040","https://openalex.org/W2119122672","https://openalex.org/W4292904049"],"abstract_inverted_index":{"Convolutional":[0],"Neural":[1],"Networks":[2],"(CNNs)":[3],"are":[4],"a":[5,11,47,54,108],"nature-inspired":[6],"model,":[7],"extensively":[8],"employed":[9],"in":[10,16,97],"broad":[12],"range":[13],"of":[14,29,39,43,49,139],"applications":[15],"computer":[17],"vision,":[18],"machine":[19],"learning":[20],"and":[21,126,152],"pattern":[22],"recognition.":[23],"The":[24],"CNN":[25],"algorithm":[26],"requires":[27],"execution":[28],"multiple":[30],"layers,":[31,35],"commonly":[32],"called":[33],"convolution":[34,41,99],"that":[36,85,113],"involve":[37],"application":[38],"2D":[40],"filters":[42,125],"different":[44,94,98],"sizes":[45,96],"over":[46],"set":[48],"input":[50],"image":[51],"features.":[52],"Such":[53],"computation":[55],"kernel":[56],"is":[57],"intrinsically":[58],"parallel,":[59],"thus":[60],"significantly":[61],"benefits":[62],"from":[63],"acceleration":[64],"on":[65,80,107],"parallel":[66],"hardware.":[67],"In":[68],"this":[69],"work,":[70],"we":[71],"propose":[72],"an":[73,103],"accelerator":[74,104],"architecture,":[75],"suitable":[76],"to":[77,91,93,116,128],"be":[78,87],"implemented":[79],"mid-to":[81],"high-range":[82],"FPGA":[83],"devices,":[84],"can":[86],"re-configured":[88],"at":[89,148],"runtime":[90],"adapt":[92],"filter":[95],"layers.":[100],"We":[101],"present":[102],"configuration,":[105],"mapped":[106],"Xilinx":[109],"Zynq":[110],"XC-Z7045":[111],"device,":[112],"achieves":[114],"up":[115,127],"120":[117],"GMAC/s":[118,130],"(16":[119],"bit":[120],"precision)":[121],"when":[122,131],"executing":[123,132],"5\u00d75":[124],"129":[129],"3\u00d73":[133],"filters,":[134],"consuming":[135],"less":[136],"than":[137,143],"10W":[138],"power,":[140],"reaching":[141],"more":[142],"97%":[144],"DSP":[145],"resource":[146],"utilizazion":[147],"150MHz":[149],"operating":[150],"frequency":[151],"requiring":[153],"only":[154],"16B/cycle":[155],"I/O":[156],"bandwidth.":[157]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1}],"updated_date":"2026-05-06T08:25:59.206177","created_date":"2025-10-10T00:00:00"}