{"id":"https://openalex.org/W2277749839","doi":"https://doi.org/10.1109/reconfig.2015.7393358","title":"Shape exploration for modules in rapid assembly workflows","display_name":"Shape exploration for modules in rapid assembly workflows","publication_year":2015,"publication_date":"2015-12-01","ids":{"openalex":"https://openalex.org/W2277749839","doi":"https://doi.org/10.1109/reconfig.2015.7393358","mag":"2277749839"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2015.7393358","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2015.7393358","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100379917","display_name":"Kevin Lee","orcid":"https://orcid.org/0000-0002-2730-9150"},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Kevin Lee","raw_affiliation_strings":["Bradley Dept. of Electrical and Computer Engineering, Virginia Tech, Blacksburg, VA, USA"],"affiliations":[{"raw_affiliation_string":"Bradley Dept. of Electrical and Computer Engineering, Virginia Tech, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111933984","display_name":"Peter Athanas","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peter Athanas","raw_affiliation_strings":["Bradley Dept. of Electrical and Computer Engineering, Virginia Tech, Blacksburg, VA, USA"],"affiliations":[{"raw_affiliation_string":"Bradley Dept. of Electrical and Computer Engineering, Virginia Tech, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100379917"],"corresponding_institution_ids":["https://openalex.org/I859038795"],"apc_list":null,"apc_paid":null,"fwci":0.5919,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.7352542,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8088946342468262},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.7996959686279297},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7439988255500793},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.6714648604393005},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6356631517410278},{"id":"https://openalex.org/keywords/workflow","display_name":"Workflow","score":0.5840376615524292},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5628284811973572},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5475320816040039},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5433119535446167},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.5208902359008789},{"id":"https://openalex.org/keywords/replica","display_name":"Replica","score":0.510604202747345},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.4351845681667328},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4346853196620941},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3947385847568512},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10129210352897644}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8088946342468262},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.7996959686279297},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7439988255500793},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.6714648604393005},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6356631517410278},{"id":"https://openalex.org/C177212765","wikidata":"https://www.wikidata.org/wiki/Q627335","display_name":"Workflow","level":2,"score":0.5840376615524292},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5628284811973572},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5475320816040039},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5433119535446167},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.5208902359008789},{"id":"https://openalex.org/C2775937380","wikidata":"https://www.wikidata.org/wiki/Q1232589","display_name":"Replica","level":2,"score":0.510604202747345},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.4351845681667328},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4346853196620941},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3947385847568512},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10129210352897644},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2015.7393358","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2015.7393358","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5699999928474426,"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W92551552","https://openalex.org/W101494604","https://openalex.org/W165160209","https://openalex.org/W788995959","https://openalex.org/W1886378107","https://openalex.org/W1978565299","https://openalex.org/W2005730042","https://openalex.org/W2045044674","https://openalex.org/W2111034061","https://openalex.org/W2117981314","https://openalex.org/W2118073772","https://openalex.org/W2122711125","https://openalex.org/W2145897936","https://openalex.org/W2151758817","https://openalex.org/W2183064252","https://openalex.org/W4243796313","https://openalex.org/W6622606021"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W2797161794","https://openalex.org/W2096938998","https://openalex.org/W1760305469","https://openalex.org/W1574948540"],"abstract_inverted_index":{"The":[0],"modular":[1,30,54,134,215],"design":[2,31,93,216],"methodology":[3],"has":[4],"been":[5],"widely":[6],"adopted":[7],"to":[8,28,147],"harness":[9],"the":[10,57,74,88,96,102,105,117,143,148,156,179,210],"complexity":[11,213],"of":[12,21,98,101,122,153,159,181,209,214],"large":[13],"FPGA-based":[14],"systems.":[15],"As":[16,48],"a":[17,19,53,92,139,169],"result,":[18],"number":[20],"commercial":[22],"and":[23,36,45,69,116,119,151,176,192,217],"academic":[24],"tool":[25],"flows":[26],"emerged":[27],"support":[29],"including":[32],"Hierarchical":[33],"Design":[34],"Flow":[35],"Partial":[37],"Reconfiguration":[38],"Flow,":[39],"OpenPR,":[40],"HMFlow,":[41],"PARBIT,":[42],"REPLICA,":[43],"GoAhead":[44],"QFlow":[46],"frameworks.":[47],"these":[49,201],"workflows":[50],"have":[51],"shown,":[52],"approach":[55],"raises":[56],"abstraction":[58],"level,":[59],"provides":[60],"clear":[61],"boundaries":[62],"for":[63,85],"incremental":[64],"design,":[65],"reduces":[66],"placement":[67,86,157,190,212],"complexity,":[68],"improves":[70],"developer":[71],"productivity.":[72],"At":[73],"physical":[75],"layer,":[76],"modules":[77,103,124,137,161],"are":[78,113],"often":[79],"compiled":[80],"into":[81],"rectangular":[82],"regions,":[83],"suitable":[84],"on":[87,104],"FPGA":[89],"fabric.":[90],"Assembling":[91],"then":[94],"becomes":[95],"process":[97,170],"placing":[99],"all":[100],"FPGA,":[106],"followed":[107],"by":[108],"inter-module":[109],"routing.":[110],"FPGAs,":[111,155],"however,":[112],"not":[114],"homogenous,":[115],"shape":[118,141,174],"resource":[120,187],"consistency":[121],"individual":[123],"can":[125,197],"greatly":[126],"impact":[127],"overall":[128],"device":[129,193],"utilization.":[130,194],"Prior":[131],"work":[132,167],"in":[133,142,203],"assembly":[135,144],"utilize":[136],"with":[138,200],"single":[140],"process.":[145],"Due":[146],"increasing":[149],"size":[150],"heterogeneity":[152],"contemporary":[154],"flexibility":[158],"such":[160,185],"is":[162],"becoming":[163],"increasingly":[164],"limited.":[165],"This":[166],"introduces":[168],"that":[171],"exploits":[172],"offline":[173],"generation":[175],"exploration,":[177],"enabling":[178],"selection":[180],"shapes":[182,196],"using":[183],"criterias":[184,202],"as":[186],"usage":[188],"efficiency,":[189],"flexibility,":[191],"Module":[195],"be":[198],"generated":[199],"mind":[204],"while":[205],"still":[206],"taking":[207],"advantage":[208],"reduced":[211],"assembly.":[218]},"counts_by_year":[{"year":2020,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}