{"id":"https://openalex.org/W2287057303","doi":"https://doi.org/10.1109/reconfig.2015.7393332","title":"Optimizing memory performance for FPGA implementation of pagerank","display_name":"Optimizing memory performance for FPGA implementation of pagerank","publication_year":2015,"publication_date":"2015-12-01","ids":{"openalex":"https://openalex.org/W2287057303","doi":"https://doi.org/10.1109/reconfig.2015.7393332","mag":"2287057303"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2015.7393332","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2015.7393332","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101624782","display_name":"Shijie Zhou","orcid":"https://orcid.org/0000-0002-9677-9594"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Shijie Zhou","raw_affiliation_strings":["Ming Hsieh Dept. of Electrical Engineering, University of Southern California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"Ming Hsieh Dept. of Electrical Engineering, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021442429","display_name":"Charalampos Chelmis","orcid":"https://orcid.org/0000-0002-5920-1451"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Charalampos Chelmis","raw_affiliation_strings":["Ming Hsieh Dept. of Electrical Engineering, University of Southern California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"Ming Hsieh Dept. of Electrical Engineering, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033166029","display_name":"Viktor K. Prasanna","orcid":"https://orcid.org/0000-0002-1609-8589"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Viktor K. Prasanna","raw_affiliation_strings":["Ming Hsieh Dept. of Electrical Engineering, University of Southern California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"Ming Hsieh Dept. of Electrical Engineering, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101624782"],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":2.2091,"has_fulltext":false,"cited_by_count":45,"citation_normalized_percentile":{"value":0.92089042,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12292","display_name":"Graph Theory and Algorithms","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12292","display_name":"Graph Theory and Algorithms","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11273","display_name":"Advanced Graph Neural Networks","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9926000237464905,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.862604022026062},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7222629189491272},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6649651527404785},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5983374118804932},{"id":"https://openalex.org/keywords/pagerank","display_name":"PageRank","score":0.5281531810760498},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4284650683403015},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41849637031555176},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34740889072418213},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24875426292419434},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.12187302112579346}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.862604022026062},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7222629189491272},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6649651527404785},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5983374118804932},{"id":"https://openalex.org/C2779172887","wikidata":"https://www.wikidata.org/wiki/Q184316","display_name":"PageRank","level":2,"score":0.5281531810760498},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4284650683403015},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41849637031555176},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34740889072418213},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24875426292419434},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.12187302112579346}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2015.7393332","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2015.7393332","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1515422725","https://openalex.org/W1854214752","https://openalex.org/W1910302617","https://openalex.org/W2031816166","https://openalex.org/W2046526098","https://openalex.org/W2053076698","https://openalex.org/W2087520172","https://openalex.org/W2093994565","https://openalex.org/W2103624880","https://openalex.org/W2115172404","https://openalex.org/W2141389982","https://openalex.org/W2142731895","https://openalex.org/W2157534438","https://openalex.org/W2162639668","https://openalex.org/W2170616854","https://openalex.org/W2626694635","https://openalex.org/W4235101327","https://openalex.org/W6639055396","https://openalex.org/W6658784316","https://openalex.org/W6680874277"],"related_works":["https://openalex.org/W2154222238","https://openalex.org/W2106626222","https://openalex.org/W3120961607","https://openalex.org/W2980866815","https://openalex.org/W4401568740","https://openalex.org/W3148568549","https://openalex.org/W1562405179","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"Recently,":[0],"FPGA":[1,37,86],"implementation":[2,38],"of":[3,23,39,56,69,93,128,133,149],"graph":[4,24],"algorithms":[5,25],"arising":[6],"in":[7],"many":[8],"areas":[9],"such":[10],"as":[11],"social":[12],"networks":[13],"has":[14],"been":[15],"studied.":[16],"However,":[17],"the":[18,40,49,54,58,63,73,110,129,134,147,155],"irregular":[19],"memory":[20,70,114,151],"access":[21,102,115],"pattern":[22],"makes":[26],"obtaining":[27],"high":[28,90],"performance":[29,132],"challenging.":[30],"In":[31],"this":[32],"paper,":[33],"we":[34,104],"present":[35],"an":[36],"classic":[41],"PageRank":[42],"algorithm.":[43],"Our":[44],"goal":[45],"is":[46],"to":[47,72,108],"optimize":[48,62],"overall":[50],"system":[51],"performance,":[52],"especially":[53],"cost":[55],"accessing":[57],"off-chip":[59],"DRAM.":[60],"We":[61],"data":[64],"layout":[65],"so":[66],"that":[67,80,121],"most":[68],"accesses":[71,152],"DRAM":[74,101],"are":[75],"sequential.":[76],"Post-place-and-route":[77],"results":[78,119],"show":[79,120],"our":[81,122,142],"design":[82,123,144],"on":[83,98],"a":[84,89,99,106,139],"state-of-the-art":[85],"can":[87],"achieve":[88],"clock":[91],"rate":[92],"over":[94],"200":[95],"MHz.":[96],"Based":[97],"realistic":[100],"model,":[103],"build":[105],"simulator":[107],"estimate":[109],"execution":[111,156],"time":[112,157],"including":[113],"overheads.":[116],"The":[117],"simulation":[118],"achieves":[124],"at":[125,159],"least":[126,160],"96%":[127],"theoretically":[130],"best":[131],"target":[135],"platform.":[136],"Compared":[137],"with":[138],"baseline":[140],"design,":[141],"optimized":[143],"dramatically":[145],"reduces":[146],"number":[148],"random":[150],"and":[153],"improves":[154],"by":[158],"70%.":[161]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":8},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}