{"id":"https://openalex.org/W2280644296","doi":"https://doi.org/10.1109/reconfig.2015.7393322","title":"A hybrid design for high performance large-scale sorting on FPGA","display_name":"A hybrid design for high performance large-scale sorting on FPGA","publication_year":2015,"publication_date":"2015-12-01","ids":{"openalex":"https://openalex.org/W2280644296","doi":"https://doi.org/10.1109/reconfig.2015.7393322","mag":"2280644296"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2015.7393322","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2015.7393322","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002594174","display_name":"Ajitesh Srivastava","orcid":"https://orcid.org/0000-0002-8706-5717"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ajitesh Srivastava","raw_affiliation_strings":["Department of Computer Science, University of Southern California, Los Angeles, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Southern California, Los Angeles, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070056530","display_name":"Ren Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ren Chen","raw_affiliation_strings":["Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033166029","display_name":"Viktor K. Prasanna","orcid":"https://orcid.org/0000-0002-1609-8589"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Viktor K. Prasanna","raw_affiliation_strings":["Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021442429","display_name":"Charalampos Chelmis","orcid":"https://orcid.org/0000-0002-5920-1451"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Charalampos Chelmis","raw_affiliation_strings":["Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, USA","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sorting","display_name":"Sorting","score":0.7553360462188721},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.746914803981781},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6857237815856934},{"id":"https://openalex.org/keywords/scale","display_name":"Scale (ratio)","score":0.5616403222084045},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5385291576385498},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44039851427078247},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4247349202632904},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08387365937232971}],"concepts":[{"id":"https://openalex.org/C111696304","wikidata":"https://www.wikidata.org/wiki/Q2303697","display_name":"Sorting","level":2,"score":0.7553360462188721},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.746914803981781},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6857237815856934},{"id":"https://openalex.org/C2778755073","wikidata":"https://www.wikidata.org/wiki/Q10858537","display_name":"Scale (ratio)","level":2,"score":0.5616403222084045},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5385291576385498},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44039851427078247},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4247349202632904},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08387365937232971},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2015.7393322","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2015.7393322","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2030081822","https://openalex.org/W2037524288","https://openalex.org/W2071054511","https://openalex.org/W2072974923","https://openalex.org/W2076458424","https://openalex.org/W2082322254","https://openalex.org/W2127167431","https://openalex.org/W2134845208","https://openalex.org/W2136244225","https://openalex.org/W2141389982","https://openalex.org/W2143909327","https://openalex.org/W2155323732","https://openalex.org/W2165011274"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"Sorting":[0],"is":[1],"a":[2,36,69,91,131,164],"key":[3],"kernel":[4],"in":[5,63,78,102],"numerous":[6],"big":[7],"data":[8],"application":[9],"including":[10],"database":[11],"operations,":[12],"graphs":[13],"and":[14,48,138,185],"text":[15],"analytics.":[16],"Due":[17],"to":[18,32,45,58,134,167],"low":[19,46,55],"control":[20],"overhead,":[21],"parallel":[22],"bitonic":[23,111],"sorting":[24,174],"networks":[25,127],"are":[26,107,122,146],"usually":[27],"employed":[28],"for":[29],"hardware":[30,178],"implementations":[31],"accelerate":[33],"sorting.":[34],"Although":[35],"typical":[37],"implementation":[38,162,172],"of":[39,61,80,140,173],"merge":[40,71,92,104,112],"sort":[41,72,93,105],"network":[42,106],"can":[43],"lead":[44],"latency":[47,184],"small":[49],"memory":[50,82,137,187],"usage,":[51],"it":[52],"suffers":[53],"from":[54],"throughput":[56,139,165],"due":[57],"the":[59,64,87,98,103,119,176],"lack":[60],"parallelism":[62],"final":[65,99],"stage.":[66],"We":[67,129,158],"analyze":[68],"pipelined":[70],"network,":[73],"showing":[74],"its":[75],"theoretical":[76,132],"limits":[77],"terms":[79],"latency,":[81,136],"and,":[83],"throughput.":[84],"To":[85],"increase":[86],"throughput,":[88],"we":[89],"propose":[90],"based":[94],"hybrid":[95],"design":[96],"where":[97],"few":[100],"stages":[101],"replaced":[108],"with":[109,154],"\u201cfolded\u201d":[110,116],"networks.":[113],"In":[114],"these":[115],"networks,":[117],"all":[118],"interconnection":[120],"patterns":[121],"realized":[123],"by":[124,148,179],"streaming":[125],"permutation":[126],"(SPN).":[128],"present":[130],"analysis":[133],"quantify":[135],"our":[141,161],"proposed":[142],"design.":[143],"Performance":[144],"evaluations":[145],"performed":[147],"experiments":[149],"on":[150,175],"Xilinx":[151],"Virtex-7":[152],"FPGA":[153],"post":[155],"place-androute":[156],"results.":[157],"demonstrate":[159],"that":[160],"achieves":[163],"close":[166],"10":[168],"GBps,":[169],"outperforming":[170],"state-of-the-art":[171],"same":[177],"1.2x,":[180],"while":[181],"preserving":[182],"lower":[183],"higher":[186],"efficiency.":[188]},"counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":5}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}