{"id":"https://openalex.org/W2283310395","doi":"https://doi.org/10.1109/reconfig.2015.7393309","title":"FAUPU - A design framework for the development of programmable image processing architectures","display_name":"FAUPU - A design framework for the development of programmable image processing architectures","publication_year":2015,"publication_date":"2015-12-01","ids":{"openalex":"https://openalex.org/W2283310395","doi":"https://doi.org/10.1109/reconfig.2015.7393309","mag":"2283310395"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2015.7393309","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2015.7393309","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014794132","display_name":"Marc Reichenbach","orcid":"https://orcid.org/0000-0002-9687-6247"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Marc Reichenbach","raw_affiliation_strings":["Department of Computer Science, Chair of Computer Architecture, Friedrich-Alexander-University Erlangen-Nurnberg (FAU), Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Chair of Computer Architecture, Friedrich-Alexander-University Erlangen-Nurnberg (FAU), Germany","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012029717","display_name":"Tobias Lieske","orcid":"https://orcid.org/0000-0002-6114-015X"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Tobias Lieske","raw_affiliation_strings":["Department of Computer Science, Chair of Computer Architecture, Friedrich-Alexander-University Erlangen-Nurnberg (FAU), Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Chair of Computer Architecture, Friedrich-Alexander-University Erlangen-Nurnberg (FAU), Germany","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053544068","display_name":"Steffen Vaas","orcid":null},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Steffen Vaas","raw_affiliation_strings":["Department of Computer Science, Chair of Computer Architecture, Friedrich-Alexander-University Erlangen-Nurnberg (FAU), Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Chair of Computer Architecture, Friedrich-Alexander-University Erlangen-Nurnberg (FAU), Germany","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090573570","display_name":"Konrad H\u00e4ublein","orcid":null},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Konrad Haublein","raw_affiliation_strings":["Department of Computer Science, Chair of Computer Architecture, Friedrich-Alexander-University Erlangen-Nurnberg (FAU), Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Chair of Computer Architecture, Friedrich-Alexander-University Erlangen-Nurnberg (FAU), Germany","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030918623","display_name":"Dietmar Fey","orcid":"https://orcid.org/0000-0002-6077-4732"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Dietmar Fey","raw_affiliation_strings":["Department of Computer Science, Chair of Computer Architecture, Friedrich-Alexander-University Erlangen-Nurnberg (FAU), Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Chair of Computer Architecture, Friedrich-Alexander-University Erlangen-Nurnberg (FAU), Germany","institution_ids":["https://openalex.org/I181369854"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I181369854"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10627","display_name":"Advanced Image and Video Retrieval Techniques","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7806239128112793},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.6557528972625732},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6086056232452393},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6028276681900024},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5708928108215332},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.5442509651184082},{"id":"https://openalex.org/keywords/executable","display_name":"Executable","score":0.5164116024971008},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5065280199050903},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4567715525627136},{"id":"https://openalex.org/keywords/digital-image-processing","display_name":"Digital image processing","score":0.43842828273773193},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3884623646736145},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.2315821349620819},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.15716895461082458}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7806239128112793},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.6557528972625732},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6086056232452393},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6028276681900024},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5708928108215332},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.5442509651184082},{"id":"https://openalex.org/C160145156","wikidata":"https://www.wikidata.org/wiki/Q778586","display_name":"Executable","level":2,"score":0.5164116024971008},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5065280199050903},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4567715525627136},{"id":"https://openalex.org/C104317675","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Digital image processing","level":4,"score":0.43842828273773193},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3884623646736145},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.2315821349620819},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.15716895461082458},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2015.7393309","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2015.7393309","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1524359088","https://openalex.org/W1527531016","https://openalex.org/W1620207222","https://openalex.org/W1820963749","https://openalex.org/W1967524458","https://openalex.org/W1970340536","https://openalex.org/W1998849536","https://openalex.org/W2075745057","https://openalex.org/W2094328689","https://openalex.org/W2096427789","https://openalex.org/W2115284428","https://openalex.org/W2127104926","https://openalex.org/W2129243715","https://openalex.org/W2131388054","https://openalex.org/W2133174012","https://openalex.org/W2133771133","https://openalex.org/W2137741744","https://openalex.org/W2157048870","https://openalex.org/W2161969291"],"related_works":["https://openalex.org/W2301151507","https://openalex.org/W2170936907","https://openalex.org/W2380800843","https://openalex.org/W2140328095","https://openalex.org/W77471018","https://openalex.org/W3150987667","https://openalex.org/W1852321729","https://openalex.org/W4256575154","https://openalex.org/W1484777401","https://openalex.org/W4249401720"],"abstract_inverted_index":{"The":[0,150,170],"development":[1],"of":[2,124,143,160,172,188,201,206],"fast":[3,29],"image":[4,30,46,56,125,189,208],"processing":[5,33,57,126,145,190,209],"architectures":[6,44,65],"in":[7,70,95,158,219,230],"smart":[8],"camera":[9],"systems":[10],"is":[11,130,148,155,175,211,223],"a":[12,108,121,139,141,198],"very":[13,91],"important":[14],"task.":[15,82],"Nowadays,":[16],"many":[17],"applications,":[18],"such":[19],"as":[20,177,242,244],"robot":[21],"control":[22],"or":[23],"advanced":[24],"driver":[25],"assistance":[26],"systems,":[27],"require":[28],"acquisition":[31],"and":[32,128,135,153,179,186,197],"utilizing":[34],"embedded":[35],"devices.":[36],"These":[37],"requirements":[38,163],"have":[39],"lead":[40],"to":[41,52,79,101,132,193,215,225],"specialized":[42],"hardware":[43,166],"for":[45,120],"processing.":[47],"However,":[48],"an":[49,54,118,216],"overall":[50],"approach":[51],"designing":[53],"optimal":[55],"architecture,":[58],"remains":[59],"unsolved.":[60],"In":[61,213],"most":[62],"cases":[63],"the":[64,102,161,173,183,227],"are":[66,75,90],"application-specific,":[67],"which":[68,89,115,234],"results":[69],"high":[71,86],"throughput,":[72],"but":[73,93],"they":[74],"also":[76],"mostly":[77],"limited":[78],"one":[80],"single":[81],"Other":[83],"solutions":[84],"use":[85],"performance":[87,96],"DSPs":[88],"flexible":[92],"lack":[94],"and/or":[97],"power":[98,136],"consumption":[99],"compared":[100],"application-specific":[103],"implementation.":[104],"Hence,":[105],"we":[106],"designed":[107],"framework,":[109],"called":[110],"FAUPU1":[111],"(FAU":[112],"Processing":[113],"Unit),":[114],"can":[116,235],"generate":[117,226],"architecture":[119,171,229],"specific":[122],"range":[123],"applications":[127],"furthermore":[129],"able":[131,224],"yield":[133],"real-time":[134,204],"constraints.":[137],"As":[138],"result,":[140],"field":[142],"programmable":[144],"elements":[146],"(PE)":[147],"instantiated.":[149],"fields":[151],"structure":[152],"size":[154],"highly":[156],"generic":[157,176],"terms":[159],"given":[162],"(e.g.":[164],"available":[165],"resource,":[167],"timing":[168],"constraints).":[169],"PE":[174],"well":[178,243],"strongly":[180],"depends":[181],"on":[182,238],"requisite":[184],"types":[185],"amount":[187],"operations.":[191],"Due":[192],"optimized":[194],"data":[195],"access":[196],"strong":[199],"usage":[200],"parallel":[202],"processing,":[203],"execution":[205],"complex":[207],"operations":[210],"possible.":[212],"addition":[214],"executable":[217],"simulation":[218],"SystemC":[220],"our":[221],"framework":[222],"resulting":[228],"synthesizable":[231],"VHDL":[232],"code,":[233],"be":[236],"implemented":[237],"arbitrary":[239],"FPGA":[240],"platforms":[241],"integrated":[245],"circuit":[246],"(IC)":[247],"designs.":[248]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}
