{"id":"https://openalex.org/W2287954413","doi":"https://doi.org/10.1109/reconfig.2015.7393305","title":"Exploiting hardware abstraction for hybrid parallel computing framework","display_name":"Exploiting hardware abstraction for hybrid parallel computing framework","publication_year":2015,"publication_date":"2015-12-01","ids":{"openalex":"https://openalex.org/W2287954413","doi":"https://doi.org/10.1109/reconfig.2015.7393305","mag":"2287954413"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2015.7393305","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2015.7393305","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003927836","display_name":"Hongyuan Ding","orcid":null},"institutions":[{"id":"https://openalex.org/I78715868","display_name":"University of Arkansas at Fayetteville","ror":"https://ror.org/05jbt9m15","country_code":"US","type":"education","lineage":["https://openalex.org/I78715868"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hongyuan Ding","raw_affiliation_strings":["Department of Computer Science and Computer Engineering, University of Arkansas, Fayetteville, AR, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Computer Engineering, University of Arkansas, Fayetteville, AR, USA","institution_ids":["https://openalex.org/I78715868"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069173833","display_name":"Miaoqing Huang","orcid":"https://orcid.org/0000-0001-7376-3744"},"institutions":[{"id":"https://openalex.org/I78715868","display_name":"University of Arkansas at Fayetteville","ror":"https://ror.org/05jbt9m15","country_code":"US","type":"education","lineage":["https://openalex.org/I78715868"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Miaoqing Huang","raw_affiliation_strings":["Department of Computer Science and Computer Engineering, University of Arkansas, Fayetteville, AR, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Computer Engineering, University of Arkansas, Fayetteville, AR, USA","institution_ids":["https://openalex.org/I78715868"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5003927836"],"corresponding_institution_ids":["https://openalex.org/I78715868"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14463368,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"26","issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8281645774841309},{"id":"https://openalex.org/keywords/hardware-compatibility-list","display_name":"Hardware compatibility list","score":0.5863727331161499},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5731045007705688},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5619117021560669},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5571863055229187},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5170081853866577},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4928627014160156},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.45917466282844543},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.45102164149284363},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4506809413433075},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.4501766860485077},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.4268597960472107},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.4229896366596222},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.42093151807785034},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37041574716567993},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.31487536430358887}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8281645774841309},{"id":"https://openalex.org/C161394538","wikidata":"https://www.wikidata.org/wiki/Q3127397","display_name":"Hardware compatibility list","level":4,"score":0.5863727331161499},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5731045007705688},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5619117021560669},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5571863055229187},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5170081853866577},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4928627014160156},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.45917466282844543},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.45102164149284363},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4506809413433075},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.4501766860485077},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.4268597960472107},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.4229896366596222},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42093151807785034},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37041574716567993},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.31487536430358887},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2015.7393305","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2015.7393305","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320314786","display_name":"Xilinx","ror":"https://ror.org/01rb7bk56"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1990079240","https://openalex.org/W2031384549","https://openalex.org/W2040320610","https://openalex.org/W2041958163","https://openalex.org/W2042431441","https://openalex.org/W2055644941","https://openalex.org/W2069291604","https://openalex.org/W2095967702","https://openalex.org/W2121844137","https://openalex.org/W2125744812","https://openalex.org/W2134054737","https://openalex.org/W2160955218","https://openalex.org/W6678413130"],"related_works":["https://openalex.org/W2075931580","https://openalex.org/W2377781984","https://openalex.org/W2615328932","https://openalex.org/W4214905828","https://openalex.org/W2183994219","https://openalex.org/W2540229541","https://openalex.org/W2120461351","https://openalex.org/W4240991951","https://openalex.org/W2109480492","https://openalex.org/W1971487398"],"abstract_inverted_index":{"Dedicated":[0],"hardware":[1,29,50,62,66,94,128,138,150],"modules":[2],"on":[3,27],"Field-Programmable":[4],"Gate":[5],"Arrays":[6],"(FPGAs)":[7],"are":[8,31,106,178],"applied":[9],"to":[10,40,45,53,57,93,155],"achieve":[11,58,153],"significant":[12],"performance":[13,173],"improvement":[14],"over":[15,133,159],"the":[16,103,109,114,165,172,175,183,188],"software":[17,91,119,134,160],"implementations.":[18],"However,":[19],"even":[20],"in":[21,121,140],"a":[22,98,191],"simple":[23],"system-on-chip":[24],"(SoC)":[25],"design":[26],"FPGA,":[28],"accelerators":[30,67],"managed":[32],"explicitly":[33],"by":[34,80],"writing":[35],"hardware/software":[36],"interfaces.":[37],"Programmers":[38,116],"have":[39],"go":[41],"through":[42,108],"massive":[43],"details":[44],"control":[46],"and":[47,61,71,111,136,144,171,174],"communicate":[48],"with":[49],"accelerators,":[51],"not":[52],"mention":[54],"complicated":[55],"functions":[56],"memory":[59],"allocation":[60],"reuse.":[63],"Besides,":[64,181],"designing":[65],"still":[68],"lacks":[69],"productivity":[70],"flexibility.":[72],"Promising":[73],"data-level":[74],"parallel":[75,83,100,104],"applications":[76,105],"can":[77,117,152],"be":[78],"accelerated":[79],"using":[81],"recent":[82],"programming":[84],"models.":[85],"In":[86],"this":[87],"work,":[88],"we":[89],"extend":[90],"threads":[92,120,135,151,186],"threads.":[95,115],"By":[96],"implementing":[97],"hybrid":[99],"computing":[101],"framework":[102],"supported":[107],"scheduling":[110,168],"reusing":[112],"of":[113,142,167,185],"create":[118],"an":[122],"embedded":[123],"OS":[124],"environment":[125],"without":[126],"managing":[127],"details.":[129],"Hardware":[130],"manager":[131],"takes":[132],"manage":[137],"resources":[139],"terms":[141],"reallocation":[143],"isolation.":[145],"Experimental":[146],"results":[147],"demonstrate":[148],"that":[149],"up":[154],"10":[156],"times":[157],"speedup":[158],"implementation.":[161],"The":[162],"relationships":[163],"between":[164],"length":[166],"time":[169,177],"slices,":[170],"response":[176],"carefully":[179],"evaluated.":[180],"as":[182],"number":[184],"increases,":[187],"system":[189],"demonstrates":[190],"good":[192],"scalability.":[193]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}