{"id":"https://openalex.org/W2277529441","doi":"https://doi.org/10.1109/reconfig.2015.7393299","title":"Designing customized ISA processors using high level synthesis","display_name":"Designing customized ISA processors using high level synthesis","publication_year":2015,"publication_date":"2015-12-01","ids":{"openalex":"https://openalex.org/W2277529441","doi":"https://doi.org/10.1109/reconfig.2015.7393299","mag":"2277529441"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2015.7393299","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2015.7393299","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068953697","display_name":"Sam Skalicky","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sam Skalicky","raw_affiliation_strings":["Xilinx Inc., San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Xilinx Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062071989","display_name":"Tejaswini Ananthanarayana","orcid":null},"institutions":[{"id":"https://openalex.org/I155173764","display_name":"Rochester Institute of Technology","ror":"https://ror.org/00v4yb702","country_code":"US","type":"education","lineage":["https://openalex.org/I155173764"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tejaswini Ananthanarayana","raw_affiliation_strings":["Rochester Institute of Technology, Rochester, NY, USA"],"affiliations":[{"raw_affiliation_string":"Rochester Institute of Technology, Rochester, NY, USA","institution_ids":["https://openalex.org/I155173764"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102940391","display_name":"Sonia Mart\u00edn L\u00f3pez","orcid":"https://orcid.org/0000-0002-4308-5572"},"institutions":[{"id":"https://openalex.org/I155173764","display_name":"Rochester Institute of Technology","ror":"https://ror.org/00v4yb702","country_code":"US","type":"education","lineage":["https://openalex.org/I155173764"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sonia Lopez","raw_affiliation_strings":["Rochester Institute of Technology, Rochester, NY, USA"],"affiliations":[{"raw_affiliation_string":"Rochester Institute of Technology, Rochester, NY, USA","institution_ids":["https://openalex.org/I155173764"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071708090","display_name":"Marcin \u0141ukowiak","orcid":null},"institutions":[{"id":"https://openalex.org/I155173764","display_name":"Rochester Institute of Technology","ror":"https://ror.org/00v4yb702","country_code":"US","type":"education","lineage":["https://openalex.org/I155173764"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Marcin Lukowiak","raw_affiliation_strings":["Rochester Institute of Technology, Rochester, NY, USA"],"affiliations":[{"raw_affiliation_string":"Rochester Institute of Technology, Rochester, NY, USA","institution_ids":["https://openalex.org/I155173764"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5068953697"],"corresponding_institution_ids":["https://openalex.org/I32923980"],"apc_list":null,"apc_paid":null,"fwci":0.9689,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.77219068,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microblaze","display_name":"MicroBlaze","score":0.9106675982475281},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8198627829551697},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.590835690498352},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5775879621505737},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.56865394115448},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5313955545425415},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49983668327331543},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.4806024730205536},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.4511890709400177},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.44878482818603516},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.4159690737724304},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34042972326278687},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18481779098510742}],"concepts":[{"id":"https://openalex.org/C2777575374","wikidata":"https://www.wikidata.org/wiki/Q1644704","display_name":"MicroBlaze","level":3,"score":0.9106675982475281},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8198627829551697},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.590835690498352},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5775879621505737},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.56865394115448},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5313955545425415},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49983668327331543},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.4806024730205536},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.4511890709400177},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.44878482818603516},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.4159690737724304},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34042972326278687},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18481779098510742},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2015.7393299","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2015.7393299","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W48320645","https://openalex.org/W1567551938","https://openalex.org/W1981305988","https://openalex.org/W1983394510","https://openalex.org/W2018055497","https://openalex.org/W2049600101","https://openalex.org/W2103884786","https://openalex.org/W2112085716","https://openalex.org/W2124003775","https://openalex.org/W2145843790","https://openalex.org/W2150562785","https://openalex.org/W2156498800","https://openalex.org/W2473665156","https://openalex.org/W4250692521","https://openalex.org/W4251325601","https://openalex.org/W6601986779"],"related_works":["https://openalex.org/W2376312311","https://openalex.org/W2354823813","https://openalex.org/W2091059919","https://openalex.org/W1588619283","https://openalex.org/W1897551170","https://openalex.org/W2164026451","https://openalex.org/W2050874000","https://openalex.org/W2612099726","https://openalex.org/W2116296227","https://openalex.org/W2163046274"],"abstract_inverted_index":{"In":[0],"this":[1,126],"paper":[2],"we":[3],"propose":[4],"a":[5,28,51,67,85,138],"new":[6],"degree":[7],"of":[8,30,53,79,107],"flexibility":[9],"for":[10,70],"soft":[11,62],"processor":[12,63,81,113,122],"design":[13,68],"in":[14,42,84,116],"which":[15],"only":[16],"the":[17,21,31,43,54,76,80,90,103,108],"instructions":[18],"relevant":[19,130],"to":[20,111,128,142],"task":[22],"at":[23],"hand":[24],"are":[25],"implemented":[26,49],"as":[27],"subset":[29],"Instruction":[32],"Set":[33],"Architecture":[34],"(ISA).":[35],"These":[36],"customized":[37,72,151],"processors":[38,74,152],"execute":[39],"software":[40],"kernels":[41],"usual":[44],"way,":[45],"yet":[46],"can":[47],"be":[48],"with":[50,164],"fraction":[52],"hardware":[55,91,121,156,171],"resources":[56,157],"used":[57],"by":[58,161],"other":[59],"full-":[60],"ISA":[61,73],"cores.":[64],"We":[65,101,124],"present":[66],"methodology":[69,127],"such":[71],"where":[75],"functional":[77,120],"description":[78],"is":[82,93],"written":[83],"high":[86,96],"level":[87,97],"language":[88],"and":[89,105,118,137],"implementation":[92],"obtained":[94],"using":[95,168],"synthesis":[98],"(HLS)":[99],"tools.":[100],"investigate":[102],"potential":[104],"limitations":[106],"HLS":[109,169],"tools":[110],"take":[112],"simulator-like":[114],"implementations":[115],"C/C++":[117],"produce":[119],"architectures.":[123],"apply":[125],"two":[129],"applications":[131],"-a":[132],"basic":[133],"linear":[134],"algebra":[135],"application":[136],"cryptographic":[139],"application-":[140],"due":[141],"their":[143],"distinct":[144],"features.":[145],"Our":[146],"results":[147],"demonstrate":[148],"that":[149],"these":[150],"utilize":[153],"significantly":[154],"less":[155],"than":[158],"those":[159],"required":[160],"Xilinx":[162],"MicroBlaze":[163],"reasonable":[165],"performance":[166],"degradation":[167],"generated":[170],"exclusively.":[172]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}