{"id":"https://openalex.org/W2278888126","doi":"https://doi.org/10.1109/reconfig.2015.7393293","title":"Archborn: an open source tool for automated generation of chip heterogeneous multiprocessor architectures","display_name":"Archborn: an open source tool for automated generation of chip heterogeneous multiprocessor architectures","publication_year":2015,"publication_date":"2015-12-01","ids":{"openalex":"https://openalex.org/W2278888126","doi":"https://doi.org/10.1109/reconfig.2015.7393293","mag":"2278888126"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2015.7393293","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2015.7393293","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100543612","display_name":"Sen Ma","orcid":null},"institutions":[{"id":"https://openalex.org/I78715868","display_name":"University of Arkansas at Fayetteville","ror":"https://ror.org/05jbt9m15","country_code":"US","type":"education","lineage":["https://openalex.org/I78715868"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sen Ma","raw_affiliation_strings":["Department of Computer Science and Computer Engineering, University of Arkansas, Fayetteville, AR, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Computer Engineering, University of Arkansas, Fayetteville, AR, USA","institution_ids":["https://openalex.org/I78715868"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003927836","display_name":"Hongyuan Ding","orcid":null},"institutions":[{"id":"https://openalex.org/I78715868","display_name":"University of Arkansas at Fayetteville","ror":"https://ror.org/05jbt9m15","country_code":"US","type":"education","lineage":["https://openalex.org/I78715868"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hongyuan Ding","raw_affiliation_strings":["Department of Computer Science and Computer Engineering, University of Arkansas, Fayetteville, AR, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Computer Engineering, University of Arkansas, Fayetteville, AR, USA","institution_ids":["https://openalex.org/I78715868"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069173833","display_name":"Miaoqing Huang","orcid":"https://orcid.org/0000-0001-7376-3744"},"institutions":[{"id":"https://openalex.org/I78715868","display_name":"University of Arkansas at Fayetteville","ror":"https://ror.org/05jbt9m15","country_code":"US","type":"education","lineage":["https://openalex.org/I78715868"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Miaoqing Huang","raw_affiliation_strings":["Department of Computer Science and Computer Engineering, University of Arkansas, Fayetteville, AR, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Computer Engineering, University of Arkansas, Fayetteville, AR, USA","institution_ids":["https://openalex.org/I78715868"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062434121","display_name":"David Andrews","orcid":"https://orcid.org/0000-0003-1464-7107"},"institutions":[{"id":"https://openalex.org/I78715868","display_name":"University of Arkansas at Fayetteville","ror":"https://ror.org/05jbt9m15","country_code":"US","type":"education","lineage":["https://openalex.org/I78715868"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Andrews","raw_affiliation_strings":["Department of Computer Science and Computer Engineering, University of Arkansas, Fayetteville, AR, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Computer Engineering, University of Arkansas, Fayetteville, AR, USA","institution_ids":["https://openalex.org/I78715868"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100543612"],"corresponding_institution_ids":["https://openalex.org/I78715868"],"apc_list":null,"apc_paid":null,"fwci":0.9689,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.7722808,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8568600416183472},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6398501396179199},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6035788655281067},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6003984212875366},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.5730100274085999},{"id":"https://openalex.org/keywords/microkernel","display_name":"Microkernel","score":0.572909951210022},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5712993144989014},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.5541992783546448},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.49495214223861694},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.45382440090179443},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4336364269256592},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4152679443359375},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.16438397765159607}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8568600416183472},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6398501396179199},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6035788655281067},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6003984212875366},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.5730100274085999},{"id":"https://openalex.org/C2777127024","wikidata":"https://www.wikidata.org/wiki/Q726378","display_name":"Microkernel","level":2,"score":0.572909951210022},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5712993144989014},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.5541992783546448},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.49495214223861694},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.45382440090179443},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4336364269256592},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4152679443359375},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.16438397765159607},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2015.7393293","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2015.7393293","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1631634011","https://openalex.org/W1983517606","https://openalex.org/W2002369187","https://openalex.org/W2003657881","https://openalex.org/W2034022664","https://openalex.org/W2042431441","https://openalex.org/W2055644941","https://openalex.org/W2064258400","https://openalex.org/W2147546224","https://openalex.org/W2161839990"],"related_works":["https://openalex.org/W2515784931","https://openalex.org/W3157873250","https://openalex.org/W2172402172","https://openalex.org/W2374902472","https://openalex.org/W2165115891","https://openalex.org/W2170132667","https://openalex.org/W4298274492","https://openalex.org/W2103730129","https://openalex.org/W2059517625","https://openalex.org/W2356196769"],"abstract_inverted_index":{"Modern":[0],"platform":[1,44],"FPGAs":[2],"are":[3],"sufficiently":[4],"dense":[5],"to":[6,33,60,82,115,140,177,195],"allow":[7],"the":[8,86,102,147,179],"assembly":[9],"of":[10,67,78,104,151],"a":[11,21,56,117,174],"complete":[12],"chip":[13,18],"heterogeneous":[14],"multiprocessor":[15],"systems":[16,128,192],"on":[17,25,41,185],"(CHMPs)":[19],"within":[20],"single":[22],"die.":[23],"Based":[24],"CHMP,":[26],"every":[27],"research":[28,80],"group":[29],"that":[30,100,121,162],"sets":[31],"out":[32],"explore":[34],"how":[35],"an":[36,42,96,159,166],"application":[37,63,72,113],"can":[38,109,122,132],"be":[39,110,123,134],"accelerated":[40],"FPGA":[43],"must":[45],"firstly":[46],"integrate":[47],"processors,":[48],"buses,":[49],"memories,":[50],"and":[51,84,149,173,188],"support":[52,178],"IP":[53],"components":[54],"into":[55],"base":[57,87,118],"architecture":[58,69,161,176],"prior":[59],"beginning":[61],"their":[62],"specific":[64],"analysis.":[65],"Lacking":[66],"computer":[68],"background,":[70],"many":[71],"developers":[73,114],"will":[74],"spend":[75],"significant":[76],"amounts":[77],"valuable":[79],"time":[81],"create":[83,116,141],"debug":[85],"CHMP":[88,106,119],"system.":[89],"In":[90],"this":[91],"paper,":[92],"we":[93],"present":[94,183],"Archborn,":[95],"open":[97],"source":[98],"tool":[99],"automates":[101],"generation":[103],"modifiable":[105],"architectures.":[107],"Archborn":[108,131,152],"used":[111],"by":[112,130,136,153],"system":[120],"synthesized":[124],"in":[125],"seconds.":[126],"The":[127],"created":[129],"also":[133],"modified":[135,164],"those":[137],"who":[138],"wish":[139],"fully":[142],"customized":[143],"CHMPs":[144],"systems.We":[145],"show":[146],"ease":[148],"flexibility":[150],"automatically":[154],"generating":[155],"three":[156],"unique":[157],"systems:":[158],"NUMA":[160,175],"is":[163],"with":[165,193],"Hthreads":[167],"hw/sw":[168],"co-designed":[169],"microkernel":[170],"for":[171,190],"multithreading,":[172],"OpenCL":[180],"programming":[181],"model.We":[182],"analysis":[184],"resource":[186],"utilizations":[187],"scalability":[189],"creating":[191],"up":[194],"64":[196],"processing":[197],"elements":[198],"(PEs).":[199]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}