{"id":"https://openalex.org/W2050562108","doi":"https://doi.org/10.1109/reconfig.2014.7032566","title":"Zero-latency datapath error correction framework for over-clocking DSP applications on FPGAs","display_name":"Zero-latency datapath error correction framework for over-clocking DSP applications on FPGAs","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W2050562108","doi":"https://doi.org/10.1109/reconfig.2014.7032566","mag":"2050562108"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2014.7032566","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2014.7032566","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079441335","display_name":"Rui Policarpo Duarte","orcid":"https://orcid.org/0000-0002-7060-4745"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Rui Policarpo Duarte","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Imperial College London, London, U.K","[Department of Electrical and Electronic Engineering, Imperial College London, SW7 2AZ, London, U.K.]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College London, London, U.K","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"[Department of Electrical and Electronic Engineering, Imperial College London, SW7 2AZ, London, U.K.]","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041150785","display_name":"Christos-Savvas Bouganis","orcid":"https://orcid.org/0000-0002-4906-4510"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Christos-Savvas Bouganis","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Imperial College London, London, U.K","[Department of Electrical and Electronic Engineering, Imperial College London, SW7 2AZ, London, U.K.]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College London, London, U.K","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"[Department of Electrical and Electronic Engineering, Imperial College London, SW7 2AZ, London, U.K.]","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":0.4079,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.53214022,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"1","issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.966422975063324},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.7648972272872925},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7596113681793213},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7091005444526672},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.7010099291801453},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5035952925682068},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44343331456184387},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.43380507826805115},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.43037039041519165},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4152781367301941},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3256920576095581},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.1588384509086609},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1555871069431305}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.966422975063324},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.7648972272872925},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7596113681793213},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7091005444526672},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.7010099291801453},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5035952925682068},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44343331456184387},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43380507826805115},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.43037039041519165},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4152781367301941},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3256920576095581},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.1588384509086609},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1555871069431305},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2014.7032566","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2014.7032566","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.550000011920929,"id":"https://metadata.un.org/sdg/12","display_name":"Responsible consumption and production"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W104286236","https://openalex.org/W1963770191","https://openalex.org/W2002442027","https://openalex.org/W2014038711","https://openalex.org/W2071128523","https://openalex.org/W2104677471","https://openalex.org/W2115722171","https://openalex.org/W2294887632","https://openalex.org/W4236432903","https://openalex.org/W6650898146"],"related_works":["https://openalex.org/W2109699519","https://openalex.org/W2006568360","https://openalex.org/W102726818","https://openalex.org/W4233616027","https://openalex.org/W2059591361","https://openalex.org/W970262775","https://openalex.org/W4244724753","https://openalex.org/W2367718038","https://openalex.org/W2029891867","https://openalex.org/W2060045242"],"abstract_inverted_index":{"Errors":[0],"in":[1],"the":[2,68,72,95],"datapath":[3],"of":[4,21,71,86,94],"digital":[5],"systems":[6],"usually":[7],"come":[8],"with":[9],"a":[10,19,46,57,76],"cost":[11],"that":[12],"can":[13],"be":[14],"very":[15],"expensive,":[16],"either":[17],"as":[18],"consequence":[20],"uncertain":[22],"functionality,":[23],"or":[24],"extra":[25,33,65],"resources":[26],"required":[27],"to":[28,35,51],"implement":[29],"mitigation":[30],"mechanisms,":[31],"and":[32,44],"latency":[34,66],"recover":[36,52],"from":[37,53],"errors.":[38],"In":[39],"this":[40],"work":[41],"we":[42],"propose":[43],"demonstrate":[45],"novel":[47],"framework":[48,74],"which":[49],"allows":[50],"timing":[54],"errors":[55],"on":[56,75,84],"DSP":[58],"application":[59],"under":[60],"extreme":[61],"over-clocking":[62],"without":[63],"adding":[64],"into":[67],"circuit.":[69],"Demonstration":[70],"proposed":[73],"real-life":[77],"image":[78],"processing":[79],"problem":[80],"shows":[81],"an":[82],"improvement,":[83],"average,":[85],"20":[87],"dB":[88],"over":[89],"typical":[90],"implementations":[91],"for":[92],"doubling":[93],"operating":[96],"clock":[97],"frequency.":[98]},"counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}