{"id":"https://openalex.org/W2042431441","doi":"https://doi.org/10.1109/reconfig.2014.7032563","title":"A unified OpenCL-flavor programming model with scalable hybrid hardware platform on FPGAs","display_name":"A unified OpenCL-flavor programming model with scalable hybrid hardware platform on FPGAs","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W2042431441","doi":"https://doi.org/10.1109/reconfig.2014.7032563","mag":"2042431441"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2014.7032563","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2014.7032563","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003927836","display_name":"Hongyuan Ding","orcid":null},"institutions":[{"id":"https://openalex.org/I78715868","display_name":"University of Arkansas at Fayetteville","ror":"https://ror.org/05jbt9m15","country_code":"US","type":"education","lineage":["https://openalex.org/I78715868"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hongyuan Ding","raw_affiliation_strings":["Department of Computer Science and Computer Engineering, University of Arkansas Fayetteville, AR, USA","Department of Computer Science and Computer Engineering, University of Arkansas, Fayetteville, AR, 72701 USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Computer Engineering, University of Arkansas Fayetteville, AR, USA","institution_ids":["https://openalex.org/I78715868"]},{"raw_affiliation_string":"Department of Computer Science and Computer Engineering, University of Arkansas, Fayetteville, AR, 72701 USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069173833","display_name":"Miaoqing Huang","orcid":"https://orcid.org/0000-0001-7376-3744"},"institutions":[{"id":"https://openalex.org/I78715868","display_name":"University of Arkansas at Fayetteville","ror":"https://ror.org/05jbt9m15","country_code":"US","type":"education","lineage":["https://openalex.org/I78715868"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Miaoqing Huang","raw_affiliation_strings":["Department of Computer Science and Computer Engineering, University of Arkansas Fayetteville, AR, USA","Department of Computer Science and Computer Engineering, University of Arkansas, Fayetteville, AR, 72701 USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Computer Engineering, University of Arkansas Fayetteville, AR, USA","institution_ids":["https://openalex.org/I78715868"]},{"raw_affiliation_string":"Department of Computer Science and Computer Engineering, University of Arkansas, Fayetteville, AR, 72701 USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5003927836"],"corresponding_institution_ids":["https://openalex.org/I78715868"],"apc_list":null,"apc_paid":null,"fwci":1.5324,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.82623736,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7762959003448486},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6639190316200256},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.5661879181861877},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.5601910948753357},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5280295610427856},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5278370380401611},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5076395273208618},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.4910426139831543},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4577873945236206},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.43276768922805786},{"id":"https://openalex.org/keywords/executable","display_name":"Executable","score":0.41648536920547485},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4041884243488312},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.25791001319885254}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7762959003448486},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6639190316200256},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.5661879181861877},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.5601910948753357},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5280295610427856},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5278370380401611},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5076395273208618},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.4910426139831543},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4577873945236206},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43276768922805786},{"id":"https://openalex.org/C160145156","wikidata":"https://www.wikidata.org/wiki/Q778586","display_name":"Executable","level":2,"score":0.41648536920547485},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4041884243488312},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.25791001319885254},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2014.7032563","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2014.7032563","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8","score":0.4099999964237213}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320314786","display_name":"Xilinx","ror":"https://ror.org/01rb7bk56"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1903614302","https://openalex.org/W1976372309","https://openalex.org/W2022423713","https://openalex.org/W2076774499","https://openalex.org/W2113806879","https://openalex.org/W2131355383","https://openalex.org/W2146411490","https://openalex.org/W2147573545","https://openalex.org/W2160126455","https://openalex.org/W2171429297","https://openalex.org/W3149913012"],"related_works":["https://openalex.org/W1976012348","https://openalex.org/W2614713859","https://openalex.org/W2002682434","https://openalex.org/W4387782849","https://openalex.org/W2137671689","https://openalex.org/W2012131147","https://openalex.org/W2113449380","https://openalex.org/W3146394219","https://openalex.org/W2157008728","https://openalex.org/W2016942572"],"abstract_inverted_index":{"Hardware":[0],"accelerators":[1,12,21,83],"are":[2],"capable":[3],"of":[4,112,118,124,158,191],"achieving":[5],"significant":[6],"performance":[7,153,190],"improvement.":[8],"However,":[9],"designing":[10],"hardware":[11,20,56,64,77,82,99,133,214],"lacks":[13],"the":[14,17,32,34,37,62,69,80,88,92,96,105,109,116,143,156,177,182,189,207,222],"flexibility":[15],"and":[16,36,57,66,127],"productivity.":[18,128],"Combining":[19],"with":[22,104,142,176,202,213],"multiprocessor":[23],"system-on-chip":[24],"(MPSoC)":[25],"is":[26,101,195,217],"an":[27],"alternative":[28],"way":[29],"to":[30,114,166,197],"balance":[31],"flexibility,":[33],"productivity,":[35],"performance.":[38],"In":[39],"this":[40],"work,":[41],"we":[42,186],"present":[43],"a":[44,151,171,210],"unified":[45],"hybrid":[46,98,120],"OpenCL-flavor":[47],"(HOpenCL)":[48],"parallel":[49],"programming":[50],"model":[51],"on":[52,79,87,181],"MPSoC":[53],"supporting":[54],"both":[55],"software":[58,67,85,144,203],"kernels.":[59,145],"By":[60],"integrating":[61],"HOpenCL":[63],"IPs":[65],"libraries,":[68],"same":[70],"kernel":[71,204,215],"function":[72],"can":[73],"execute":[74],"as":[75],"either":[76],"kernels":[78,86,134],"dedicated":[81],"or":[84,199],"general-purpose":[89],"processors.":[90],"Using":[91],"automatic":[93],"design":[94],"flow,":[95],"corresponding":[97],"platform":[100,148],"generated":[102],"along":[103],"executable.":[106],"We":[107],"use":[108],"matrix":[110],"multiplication":[111],"512\u00d7512":[113],"examine":[115],"potential":[117],"our":[119],"system":[121],"in":[122],"terms":[123],"performance,":[125],"scalability,":[126],"The":[129],"results":[130],"show":[131],"that":[132,188],"reach":[135],"more":[136],"than":[137,221],"10":[138],"times":[139,219],"speedup":[140],"compared":[141],"Our":[146],"prototype":[147],"also":[149],"demonstrates":[150],"good":[152],"scalability":[154],"when":[155],"number":[157],"group":[159],"computation":[160],"units":[161],"(GCUs)":[162],"increases":[163],"from":[164],"1":[165],"6":[167],"until":[168],"it":[169],"becomes":[170],"memory":[172],"bound":[173],"problem.":[174],"Compared":[175],"hard":[178],"ARM":[179,193,223],"core":[180,194],"Zynq":[183],"7045":[184],"device,":[185],"find":[187],"one":[192],"equivalent":[196],"2":[198],"3":[200],"GCUs":[201],"implementations.":[205],"On":[206],"other":[208],"hand,":[209],"single":[211],"GCU":[212],"implementation":[216],"5":[218],"faster":[220],"core.":[224]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}