{"id":"https://openalex.org/W2041496004","doi":"https://doi.org/10.1109/reconfig.2014.7032551","title":"A device-agnostic tool for precomputing legal placements in modular design flows","display_name":"A device-agnostic tool for precomputing legal placements in modular design flows","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W2041496004","doi":"https://doi.org/10.1109/reconfig.2014.7032551","mag":"2041496004"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2014.7032551","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2014.7032551","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064325326","display_name":"Ali Asgar Sohanghpurwala","orcid":"https://orcid.org/0000-0003-3628-9590"},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ali Asgar Sohanghpurwala","raw_affiliation_strings":["Bradley Department of Electrical and Computer Engineering, Virginia Tech, Blacksburg, VA","[Bradley Department of Electrical & Computer Engineering Virginia Tech., Blacksburg, VA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bradley Department of Electrical and Computer Engineering, Virginia Tech, Blacksburg, VA","institution_ids":["https://openalex.org/I859038795"]},{"raw_affiliation_string":"[Bradley Department of Electrical & Computer Engineering Virginia Tech., Blacksburg, VA]","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111933984","display_name":"Peter Athanas","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peter Athanas","raw_affiliation_strings":["Bradley Department of Electrical and Computer Engineering, Virginia Tech, Blacksburg, VA","[Bradley Department of Electrical & Computer Engineering Virginia Tech., Blacksburg, VA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bradley Department of Electrical and Computer Engineering, Virginia Tech, Blacksburg, VA","institution_ids":["https://openalex.org/I859038795"]},{"raw_affiliation_string":"[Bradley Department of Electrical & Computer Engineering Virginia Tech., Blacksburg, VA]","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022398248","display_name":"Andrew Love","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrew Love","raw_affiliation_strings":["Bradley Department of Electrical and Computer Engineering, Virginia Tech, Blacksburg, VA","[Bradley Department of Electrical & Computer Engineering Virginia Tech., Blacksburg, VA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bradley Department of Electrical and Computer Engineering, Virginia Tech, Blacksburg, VA","institution_ids":["https://openalex.org/I859038795"]},{"raw_affiliation_string":"[Bradley Department of Electrical & Computer Engineering Virginia Tech., Blacksburg, VA]","institution_ids":["https://openalex.org/I859038795"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I859038795"],"apc_list":null,"apc_paid":null,"fwci":0.4079,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.52488098,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"1304","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.8338568210601807},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8158454895019531},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7364835143089294},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6573947668075562},{"id":"https://openalex.org/keywords/compile-time","display_name":"Compile time","score":0.6147317290306091},{"id":"https://openalex.org/keywords/scope","display_name":"Scope (computer science)","score":0.6012536287307739},{"id":"https://openalex.org/keywords/grid","display_name":"Grid","score":0.528455913066864},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4205719530582428},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37268757820129395},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.35904958844184875},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.23485329747200012}],"concepts":[{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.8338568210601807},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8158454895019531},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7364835143089294},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6573947668075562},{"id":"https://openalex.org/C200833197","wikidata":"https://www.wikidata.org/wiki/Q333707","display_name":"Compile time","level":3,"score":0.6147317290306091},{"id":"https://openalex.org/C2778012447","wikidata":"https://www.wikidata.org/wiki/Q1034415","display_name":"Scope (computer science)","level":2,"score":0.6012536287307739},{"id":"https://openalex.org/C187691185","wikidata":"https://www.wikidata.org/wiki/Q2020720","display_name":"Grid","level":2,"score":0.528455913066864},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4205719530582428},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37268757820129395},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.35904958844184875},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.23485329747200012},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2014.7032551","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2014.7032551","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth","score":0.5}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W25986518","https://openalex.org/W170889898","https://openalex.org/W1537360213","https://openalex.org/W1616443432","https://openalex.org/W1944814515","https://openalex.org/W1978565299","https://openalex.org/W1980164533","https://openalex.org/W2014274413","https://openalex.org/W2021995494","https://openalex.org/W2084478983","https://openalex.org/W2103959098","https://openalex.org/W2114136290","https://openalex.org/W2117981314","https://openalex.org/W2139637699","https://openalex.org/W2145897936","https://openalex.org/W2151758817","https://openalex.org/W2158961316","https://openalex.org/W2162934117","https://openalex.org/W2183064252","https://openalex.org/W4234143391","https://openalex.org/W6653843280","https://openalex.org/W7056260275"],"related_works":["https://openalex.org/W2371266106","https://openalex.org/W2117382851","https://openalex.org/W3006505070","https://openalex.org/W2382449560","https://openalex.org/W2767298477","https://openalex.org/W2110432562","https://openalex.org/W1967938402","https://openalex.org/W2025344","https://openalex.org/W2117864619","https://openalex.org/W2386041993"],"abstract_inverted_index":{"Recent":[0],"research":[1],"aiming":[2],"to":[3,27,83,95,125,147],"improve":[4],"FPGA":[5,116],"productivity":[6],"has":[7],"focused":[8],"on":[9],"modular":[10],"design":[11],"flows":[12],"where":[13],"modules":[14],"can":[15,24],"be":[16,25],"compiled":[17],"into":[18],"a":[19,53,57,68,122],"library":[20],"of":[21,67,137,143],"blocks":[22],"that":[23,59],"used":[26],"rapidly":[28],"assemble":[29],"designs.":[30],"Rapid":[31],"assembly":[32],"is":[33,132],"possible":[34,64],"because":[35],"compute":[36],"intensive":[37],"tasks,":[38],"such":[39],"as":[40,56],"detailed":[41],"local":[42],"placement,":[43],"are":[44,109,145],"handled":[45],"at":[46,70],"module":[47,69,71,138],"compile":[48,72],"time.":[49,73],"This":[50],"paper":[51],"presents":[52],"tool":[54,75],"known":[55],"preplacer":[58,130],"computes":[60],"and":[61,119,141],"stores":[62],"all":[63,97],"legal":[65],"placements":[66,108],"The":[74,129],"presented":[76],"here":[77],"distinguishes":[78],"itself":[79],"from":[80],"previous":[81,149],"efforts":[82],"solve":[84],"the":[85,90,104,115,135,148],"same":[86],"problem":[87],"by":[88,112],"leveraging":[89],"open-source":[91],"TORC":[92],"device":[93],"databases":[94],"support":[96],"modern":[98],"Xilinx":[99],"devices":[100],"without":[101],"manually":[102],"extracting":[103],"RPM":[105],"grid.":[106],"Legal":[107],"calculated":[110],"efficiently":[111],"first":[113],"compressing":[114],"tile":[117],"layout":[118],"then":[120],"using":[121],"multi-step":[123],"approach":[124],"eliminate":[126],"illegal":[127],"placements.":[128],"run-time":[131],"insignificant":[133],"within":[134],"scope":[136],"compilation":[139],"times":[140],"quality":[142],"results":[144],"comparable":[146],"architecture":[150],"specific":[151],"implementation.":[152]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}