{"id":"https://openalex.org/W2071877593","doi":"https://doi.org/10.1109/reconfig.2014.7032533","title":"Identifying homogenous reconfigurable regions in heterogeneous FPGAs for module relocation","display_name":"Identifying homogenous reconfigurable regions in heterogeneous FPGAs for module relocation","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W2071877593","doi":"https://doi.org/10.1109/reconfig.2014.7032533","mag":"2071877593"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2014.7032533","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2014.7032533","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052066849","display_name":"Rico Backasch","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Rico Backasch","raw_affiliation_strings":["Faculty of Computer Science, Technische Universit\u00e4t Dresden, Dresden, Germany","Technische Universit\u00e4t Dresden, Faculty of Computer Science, 01187 Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Faculty of Computer Science, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Technische Universit\u00e4t Dresden, Faculty of Computer Science, 01187 Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046466505","display_name":"Gerald Hempel","orcid":"https://orcid.org/0000-0002-4737-8612"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Gerald Hempel","raw_affiliation_strings":["Faculty of Computer Science, Technische Universit\u00e4t Dresden, Dresden, Germany","Technische Universit\u00e4t Dresden, Faculty of Computer Science, 01187 Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Faculty of Computer Science, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Technische Universit\u00e4t Dresden, Faculty of Computer Science, 01187 Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059938646","display_name":"Stefan Werner","orcid":"https://orcid.org/0000-0003-0148-4724"},"institutions":[{"id":"https://openalex.org/I9341345","display_name":"University of L\u00fcbeck","ror":"https://ror.org/00t3r8h32","country_code":"DE","type":"education","lineage":["https://openalex.org/I9341345"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Stefan Werner","raw_affiliation_strings":["Universit\u00e4t zu L\u00fcbeck, Institute of Information Systems, L\u00fcbeck, Germany","Universit\u00e4t zu L\u00fcbeck, Institute of Information Systems, 23562 L\u00fcbeck, Germany"],"affiliations":[{"raw_affiliation_string":"Universit\u00e4t zu L\u00fcbeck, Institute of Information Systems, L\u00fcbeck, Germany","institution_ids":["https://openalex.org/I9341345"]},{"raw_affiliation_string":"Universit\u00e4t zu L\u00fcbeck, Institute of Information Systems, 23562 L\u00fcbeck, Germany","institution_ids":["https://openalex.org/I9341345"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029547855","display_name":"Sven Groppe","orcid":"https://orcid.org/0000-0001-5196-1117"},"institutions":[{"id":"https://openalex.org/I9341345","display_name":"University of L\u00fcbeck","ror":"https://ror.org/00t3r8h32","country_code":"DE","type":"education","lineage":["https://openalex.org/I9341345"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Sven Groppe","raw_affiliation_strings":["Universit\u00e4t zu L\u00fcbeck, Institute of Information Systems, L\u00fcbeck, Germany","Universit\u00e4t zu L\u00fcbeck, Institute of Information Systems, 23562 L\u00fcbeck, Germany"],"affiliations":[{"raw_affiliation_string":"Universit\u00e4t zu L\u00fcbeck, Institute of Information Systems, L\u00fcbeck, Germany","institution_ids":["https://openalex.org/I9341345"]},{"raw_affiliation_string":"Universit\u00e4t zu L\u00fcbeck, Institute of Information Systems, 23562 L\u00fcbeck, Germany","institution_ids":["https://openalex.org/I9341345"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080637249","display_name":"Thilo Pionteck","orcid":"https://orcid.org/0000-0001-6518-1226"},"institutions":[{"id":"https://openalex.org/I9341345","display_name":"University of L\u00fcbeck","ror":"https://ror.org/00t3r8h32","country_code":"DE","type":"education","lineage":["https://openalex.org/I9341345"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Thilo Pionteck","raw_affiliation_strings":["Universit\u00e4t zu L\u00fcbeck, Institute of Information Systems, L\u00fcbeck, Germany","Universitat zu Lubeck, Institute of Computer Engineering, 23562 Lubeck, Germany"],"affiliations":[{"raw_affiliation_string":"Universit\u00e4t zu L\u00fcbeck, Institute of Information Systems, L\u00fcbeck, Germany","institution_ids":["https://openalex.org/I9341345"]},{"raw_affiliation_string":"Universitat zu Lubeck, Institute of Computer Engineering, 23562 Lubeck, Germany","institution_ids":["https://openalex.org/I9341345"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5052066849"],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":2.4518,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.8939152,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/relocation","display_name":"Relocation","score":0.8946362733840942},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.814385175704956},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6623666286468506},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4681167006492615},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3911583423614502},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3614664673805237},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14741429686546326}],"concepts":[{"id":"https://openalex.org/C2779019381","wikidata":"https://www.wikidata.org/wiki/Q3499564","display_name":"Relocation","level":2,"score":0.8946362733840942},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.814385175704956},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6623666286468506},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4681167006492615},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3911583423614502},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3614664673805237},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14741429686546326}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2014.7032533","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2014.7032533","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W92551552","https://openalex.org/W309055912","https://openalex.org/W1531086201","https://openalex.org/W1659609664","https://openalex.org/W2009737235","https://openalex.org/W2075397577","https://openalex.org/W2095211124","https://openalex.org/W2106767353","https://openalex.org/W2111840508","https://openalex.org/W2119747185","https://openalex.org/W2122483184","https://openalex.org/W2128492110","https://openalex.org/W2145897936","https://openalex.org/W2155071901","https://openalex.org/W2164417278","https://openalex.org/W2171549192","https://openalex.org/W2171578775","https://openalex.org/W4248152213","https://openalex.org/W6631786729","https://openalex.org/W6669387963","https://openalex.org/W6682636460","https://openalex.org/W6684820508"],"related_works":["https://openalex.org/W2486027828","https://openalex.org/W2380877425","https://openalex.org/W2034964907","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"Relocation":[0],"of":[1,8,35,50,107,117],"partial":[2],"bitstreams":[3],"is":[4],"in":[5,22],"the":[6,23,45,74,83,105,115],"focus":[7],"researchers":[9],"for":[10,16,64,68,86],"many":[11],"years.":[12],"Several":[13],"design":[14,28],"flows":[15,29],"module":[17],"relocations":[18],"have":[19],"been":[20],"proposed":[21],"past.":[24],"In":[25],"general,":[26],"these":[27],"start":[30],"with":[31],"a":[32,87,99,111],"manual":[33,54],"identification":[34],"equally":[36],"sized":[37],"and":[38,48],"structured":[39,119],"partially":[40],"reconfigurable":[41],"regions.":[42],"Due":[43],"to":[44,92,96,121],"increasing":[46],"heterogeneity":[47],"complexity":[49],"modern":[51],"FPGAs":[52],"such":[53],"approaches":[55],"become":[56],"impractical.":[57],"This":[58],"work":[59],"presents":[60],"an":[61],"automated":[62],"approach":[63],"identifying":[65],"suitable":[66],"regions":[67,120],"relocatable":[69],"modules.":[70],"The":[71],"algorithm":[72],"identifies":[73],"optimal":[75],"resource":[76,89,103,108],"pattern":[77],"that":[78],"fits":[79],"most":[80],"often":[81],"on":[82],"FPGA":[84],"device":[85],"given":[88],"requirement.":[90],"Compared":[91],"standard":[93],"methods":[94],"trying":[95],"find":[97],"again":[98],"manually":[100],"specified":[101],"fixed":[102],"pattern,":[104],"usage":[106],"requirements":[109],"as":[110],"starting":[112],"point":[113],"augments":[114],"amount":[116],"identically":[118],"be":[122],"found.":[123]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}