{"id":"https://openalex.org/W2040087757","doi":"https://doi.org/10.1109/reconfig.2014.7032531","title":"A highly flexible reconfigurable system on a Xilinx FPGA","display_name":"A highly flexible reconfigurable system on a Xilinx FPGA","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W2040087757","doi":"https://doi.org/10.1109/reconfig.2014.7032531","mag":"2040087757"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2014.7032531","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2014.7032531","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038710272","display_name":"Tomas Drahonovsky","orcid":null},"institutions":[{"id":"https://openalex.org/I147009085","display_name":"Technical University of Liberec","ror":"https://ror.org/02jtk7k02","country_code":"CZ","type":"education","lineage":["https://openalex.org/I147009085"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Tomas Drahonovsky","raw_affiliation_strings":["Institute of information technologies and electronics, Faculty of Informatics, Mechatronics and Interdisciplinary studies, Technical University of Liberee, Liberee, Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of information technologies and electronics, Faculty of Informatics, Mechatronics and Interdisciplinary studies, Technical University of Liberee, Liberee, Czech Republic","institution_ids":["https://openalex.org/I147009085"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066149539","display_name":"Martin Rozkovec","orcid":"https://orcid.org/0000-0001-5221-616X"},"institutions":[{"id":"https://openalex.org/I147009085","display_name":"Technical University of Liberec","ror":"https://ror.org/02jtk7k02","country_code":"CZ","type":"education","lineage":["https://openalex.org/I147009085"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Martin Rozkovec","raw_affiliation_strings":["Institute of information technologies and electronics Faculty of Informatics, Technical University of Liberec, Liberec, Czech Republic","Institute of information technologies and electronics, Faculty of Informatics, Mechatronics and Interdisciplinary studies, Technical University of Liberee, Liberee, Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of information technologies and electronics Faculty of Informatics, Technical University of Liberec, Liberec, Czech Republic","institution_ids":["https://openalex.org/I147009085"]},{"raw_affiliation_string":"Institute of information technologies and electronics, Faculty of Informatics, Mechatronics and Interdisciplinary studies, Technical University of Liberee, Liberee, Czech Republic","institution_ids":["https://openalex.org/I147009085"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101706960","display_name":"Ond\u0159ej Nov\u00e1k","orcid":"https://orcid.org/0000-0002-3030-0616"},"institutions":[{"id":"https://openalex.org/I147009085","display_name":"Technical University of Liberec","ror":"https://ror.org/02jtk7k02","country_code":"CZ","type":"education","lineage":["https://openalex.org/I147009085"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Ondrej Novak","raw_affiliation_strings":["Institute of information technologies and electronics Faculty of Informatics, Technical University of Liberec, Liberec, Czech Republic","Institute of information technologies and electronics, Faculty of Informatics, Mechatronics and Interdisciplinary studies, Technical University of Liberee, Liberee, Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of information technologies and electronics Faculty of Informatics, Technical University of Liberec, Liberec, Czech Republic","institution_ids":["https://openalex.org/I147009085"]},{"raw_affiliation_string":"Institute of information technologies and electronics, Faculty of Informatics, Mechatronics and Interdisciplinary studies, Technical University of Liberee, Liberee, Czech Republic","institution_ids":["https://openalex.org/I147009085"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I147009085"],"apc_list":null,"apc_paid":null,"fwci":1.0046,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.72608615,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9901999831199646,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.9188743233680725},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.8985182046890259},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.7959786653518677},{"id":"https://openalex.org/keywords/relocation","display_name":"Relocation","score":0.7926889061927795},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.751151442527771},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7027029991149902},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38261982798576355},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3489774465560913},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1463668942451477},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.0794401466846466},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06846681237220764}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.9188743233680725},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.8985182046890259},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.7959786653518677},{"id":"https://openalex.org/C2779019381","wikidata":"https://www.wikidata.org/wiki/Q3499564","display_name":"Relocation","level":2,"score":0.7926889061927795},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.751151442527771},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7027029991149902},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38261982798576355},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3489774465560913},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1463668942451477},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.0794401466846466},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06846681237220764},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2014.7032531","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2014.7032531","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1506053183","https://openalex.org/W1651202782","https://openalex.org/W1969643475","https://openalex.org/W1998056883","https://openalex.org/W2040233184","https://openalex.org/W2066328975","https://openalex.org/W2082507415","https://openalex.org/W2100981069","https://openalex.org/W2101906611","https://openalex.org/W2104400866","https://openalex.org/W2106767353","https://openalex.org/W2111840508","https://openalex.org/W2117513278","https://openalex.org/W2140969319","https://openalex.org/W2141142295","https://openalex.org/W2152373011","https://openalex.org/W2183064252","https://openalex.org/W2537817662","https://openalex.org/W6637027292","https://openalex.org/W6677884726"],"related_works":["https://openalex.org/W4319430423","https://openalex.org/W4390224957","https://openalex.org/W4323831234","https://openalex.org/W2544043553","https://openalex.org/W4311839959","https://openalex.org/W1982685694","https://openalex.org/W49599899","https://openalex.org/W2121309702","https://openalex.org/W3217774925","https://openalex.org/W2040087757"],"abstract_inverted_index":{"Runtime":[0],"reconfigurable":[1,21,68],"systems":[2,12],"become":[3],"more":[4],"prevalent":[5],"in":[6,55],"numerous":[7],"practical":[8],"applications":[9],"because":[10],"these":[11],"have":[13],"a":[14,20,49,73],"great":[15],"flexibility.":[16],"This":[17],"paper":[18],"presents":[19],"system":[22,75],"implemented":[23],"on":[24,83],"Xilinx":[25],"Field":[26],"Programmable":[27],"Gate":[28],"Array":[29],"(FPGA)":[30],"where":[31,77,91],"partial":[32,52],"bitstream":[33,85],"relocation":[34,79,93],"(PBR),":[35],"configuration":[36],"memory":[37],"readback":[38],"and":[39,61,89],"internal":[40,99],"registers":[41],"restoration":[42],"techniques":[43],"are":[44],"supported.":[45,102],"It":[46],"can":[47],"reduce":[48],"number":[50],"of":[51,66,94],"bitstreams":[53],"stored":[54],"memory,":[56],"save":[57],"the":[58,64,67,78,84,92],"implementation":[59],"time":[60],"generally":[62],"increase":[63],"flexibility":[65],"system.":[69],"The":[70],"article":[71],"describes":[72],"relocatable":[74],"creation":[76],"procedure":[80],"is":[81,101],"based":[82],"major":[86],"address":[87],"modifications":[88],"design":[90],"individual":[95],"modules":[96],"including":[97],"their":[98],"states":[100]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-08-25T07:29:55.448023","created_date":"2025-10-10T00:00:00"}