{"id":"https://openalex.org/W2043574880","doi":"https://doi.org/10.1109/reconfig.2014.7032514","title":"Embedding FPGA overlays into configurable Systems-on-Chip: ReconOS meets ZUMA","display_name":"Embedding FPGA overlays into configurable Systems-on-Chip: ReconOS meets ZUMA","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W2043574880","doi":"https://doi.org/10.1109/reconfig.2014.7032514","mag":"2043574880"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2014.7032514","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2014.7032514","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046114917","display_name":"Tobias Wiersema","orcid":"https://orcid.org/0000-0002-9720-9761"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Tobias Wiersema","raw_affiliation_strings":["University of Paderborn, Germany","[University of Paderborn., Germany]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]},{"raw_affiliation_string":"[University of Paderborn., Germany]","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091270470","display_name":"Ame Bockhorn","orcid":null},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ame Bockhorn","raw_affiliation_strings":["University of Paderborn, Germany","[University of Paderborn., Germany]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]},{"raw_affiliation_string":"[University of Paderborn., Germany]","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069368714","display_name":"Marco Platzner","orcid":"https://orcid.org/0000-0002-6893-063X"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Marco Platzner","raw_affiliation_strings":["University of Paderborn, Germany","[University of Paderborn., Germany]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]},{"raw_affiliation_string":"[University of Paderborn., Germany]","institution_ids":["https://openalex.org/I206945453"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I206945453"],"apc_list":null,"apc_paid":null,"fwci":2.8553,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.91207203,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8237756490707397},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.7928488850593567},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7633861303329468},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6997042894363403},{"id":"https://openalex.org/keywords/embedding","display_name":"Embedding","score":0.6191241145133972},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.44194701313972473},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41951626539230347},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.41085484623908997},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.22748562693595886}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8237756490707397},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.7928488850593567},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7633861303329468},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6997042894363403},{"id":"https://openalex.org/C41608201","wikidata":"https://www.wikidata.org/wiki/Q980509","display_name":"Embedding","level":2,"score":0.6191241145133972},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.44194701313972473},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41951626539230347},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.41085484623908997},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22748562693595886},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2014.7032514","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2014.7032514","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W17851263","https://openalex.org/W1480258395","https://openalex.org/W1497161204","https://openalex.org/W1572929635","https://openalex.org/W1990079240","https://openalex.org/W1995783993","https://openalex.org/W2027103958","https://openalex.org/W2097869799","https://openalex.org/W2123679721","https://openalex.org/W2133066180","https://openalex.org/W2138383740","https://openalex.org/W2148243454","https://openalex.org/W2150022482","https://openalex.org/W2554510265","https://openalex.org/W6600756527","https://openalex.org/W6679903790"],"related_works":["https://openalex.org/W2998132311","https://openalex.org/W2207067480","https://openalex.org/W4383823603","https://openalex.org/W2332075903","https://openalex.org/W1579891439","https://openalex.org/W2291257309","https://openalex.org/W2082487009","https://openalex.org/W272033699","https://openalex.org/W1692883217","https://openalex.org/W1993265418"],"abstract_inverted_index":{"Virtual":[0],"FPGAs":[1],"are":[2,12],"overlay":[3],"architectures":[4,27],"realized":[5],"on":[6],"top":[7],"of":[8,39,60,84],"physical":[9,21],"FPGAs.":[10],"They":[11],"proposed":[13],"to":[14,55,65,71,79,93,114],"enhance":[15],"or":[16],"abstract":[17],"away":[18],"from":[19],"the":[20,58,67,99,118],"FPGA":[22,43],"for":[23,103,117],"experimenting":[24],"with":[25],"novel":[26],"and":[28,74,78,86,95],"design":[29],"tool":[30,112],"flows.":[31],"In":[32],"this":[33],"paper,":[34],"we":[35,107],"present":[36,108],"an":[37,51,109],"embedding":[38,52,97],"a":[40,46,81],"ZUMA-based":[41],"virtual":[42,61,68,119],"fabric":[44],"into":[45,98],"complete":[47],"configurable":[48],"system-on-chip.":[49],"Such":[50],"is":[53],"required":[54],"fully":[56],"harness":[57],"potential":[59],"FPGAs,":[62],"in":[63],"particular":[64],"give":[66],"circuits":[69],"access":[70],"main":[72],"memory":[73],"operating":[75,101],"system":[76,102],"services,":[77],"enable":[80],"concurrent":[82],"operation":[83],"virtualized":[85],"non-virtualized":[87],"circuitry.":[88],"We":[89],"discuss":[90],"our":[91],"extension":[92],"ZUMA":[94],"its":[96],"ReconOS":[100],"hardware/software":[104],"systems.":[105],"Furthermore,":[106],"open":[110],"source":[111],"flow":[113],"synthesize":[115],"configurations":[116],"FPGA.":[120]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}