{"id":"https://openalex.org/W1980579603","doi":"https://doi.org/10.1109/reconfig.2014.7032507","title":"Data path analysis for dynamic circuit specialisation","display_name":"Data path analysis for dynamic circuit specialisation","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W1980579603","doi":"https://doi.org/10.1109/reconfig.2014.7032507","mag":"1980579603"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2014.7032507","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2014.7032507","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://biblio.ugent.be/publication/8510414/file/8510416.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074378105","display_name":"Tom Davidson","orcid":"https://orcid.org/0000-0001-8059-6235"},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":true,"raw_author_name":"Tom Davidson","raw_affiliation_strings":["Hardware and Embedded Systems team, Ghent University Sint-Pietersnieuwstraat, 41 Ghent, Belgium","Hardware and Embedded Systems team, Computer Science Lab, Ghent University, Sint-Pietersnieuwstraat, 41, Ghent, Belgium 9000"],"affiliations":[{"raw_affiliation_string":"Hardware and Embedded Systems team, Ghent University Sint-Pietersnieuwstraat, 41 Ghent, Belgium","institution_ids":["https://openalex.org/I32597200"]},{"raw_affiliation_string":"Hardware and Embedded Systems team, Computer Science Lab, Ghent University, Sint-Pietersnieuwstraat, 41, Ghent, Belgium 9000","institution_ids":["https://openalex.org/I32597200"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004502321","display_name":"Dirk Stroobandt","orcid":"https://orcid.org/0000-0002-4477-5313"},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Dirk Stroobandt","raw_affiliation_strings":["Hardware and Embedded Systems team, Ghent University Sint-Pietersnieuwstraat, 41 Ghent, Belgium","Hardware and Embedded Systems team, Computer Science Lab, Ghent University, Sint-Pietersnieuwstraat, 41, Ghent, Belgium 9000"],"affiliations":[{"raw_affiliation_string":"Hardware and Embedded Systems team, Ghent University Sint-Pietersnieuwstraat, 41 Ghent, Belgium","institution_ids":["https://openalex.org/I32597200"]},{"raw_affiliation_string":"Hardware and Embedded Systems team, Computer Science Lab, Ghent University, Sint-Pietersnieuwstraat, 41, Ghent, Belgium 9000","institution_ids":["https://openalex.org/I32597200"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5074378105"],"corresponding_institution_ids":["https://openalex.org/I32597200"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06211127,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"5","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.881827175617218},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7531628608703613},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7166860699653625},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.6103048920631409},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.5715529322624207},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5333293676376343},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.516200840473175},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5046762228012085},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.4875780940055847},{"id":"https://openalex.org/keywords/abstraction-layer","display_name":"Abstraction layer","score":0.48545366525650024},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.45318055152893066},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.4336647689342499},{"id":"https://openalex.org/keywords/profiling","display_name":"Profiling (computer programming)","score":0.41318461298942566},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2356301248073578},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1620386838912964},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14918652176856995},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.13935014605522156}],"concepts":[{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.881827175617218},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7531628608703613},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7166860699653625},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.6103048920631409},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.5715529322624207},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5333293676376343},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.516200840473175},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5046762228012085},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.4875780940055847},{"id":"https://openalex.org/C147358964","wikidata":"https://www.wikidata.org/wiki/Q1200992","display_name":"Abstraction layer","level":3,"score":0.48545366525650024},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.45318055152893066},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.4336647689342499},{"id":"https://openalex.org/C187191949","wikidata":"https://www.wikidata.org/wiki/Q1138496","display_name":"Profiling (computer programming)","level":2,"score":0.41318461298942566},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2356301248073578},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1620386838912964},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14918652176856995},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.13935014605522156},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/reconfig.2014.7032507","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2014.7032507","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)","raw_type":"proceedings-article"},{"id":"pmh:oai:archive.ugent.be:8510414","is_oa":true,"landing_page_url":"http://hdl.handle.net/1854/LU-8510414","pdf_url":"https://biblio.ugent.be/publication/8510414/file/8510416.pdf","source":{"id":"https://openalex.org/S4306400478","display_name":"Ghent University Academic Bibliography (Ghent University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I32597200","host_organization_name":"Ghent University","host_organization_lineage":["https://openalex.org/I32597200"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISBN: 978-1-4799-5944-0","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":{"id":"pmh:oai:archive.ugent.be:8510414","is_oa":true,"landing_page_url":"http://hdl.handle.net/1854/LU-8510414","pdf_url":"https://biblio.ugent.be/publication/8510414/file/8510416.pdf","source":{"id":"https://openalex.org/S4306400478","display_name":"Ghent University Academic Bibliography (Ghent University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I32597200","host_organization_name":"Ghent University","host_organization_lineage":["https://openalex.org/I32597200"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISBN: 978-1-4799-5944-0","raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1980579603.pdf","grobid_xml":"https://content.openalex.org/works/W1980579603.grobid-xml"},"referenced_works_count":20,"referenced_works":["https://openalex.org/W118713324","https://openalex.org/W1577039630","https://openalex.org/W1830708738","https://openalex.org/W1990649900","https://openalex.org/W2015780963","https://openalex.org/W2030549599","https://openalex.org/W2038213124","https://openalex.org/W2048944807","https://openalex.org/W2060975357","https://openalex.org/W2079995473","https://openalex.org/W2168113051","https://openalex.org/W2188922879","https://openalex.org/W2299720003","https://openalex.org/W4232559376","https://openalex.org/W4285719527","https://openalex.org/W6604839928","https://openalex.org/W6638478215","https://openalex.org/W6659748816","https://openalex.org/W6687424872","https://openalex.org/W6697524644"],"related_works":["https://openalex.org/W2576551918","https://openalex.org/W2117325689","https://openalex.org/W2783693002","https://openalex.org/W4294611724","https://openalex.org/W1567432572","https://openalex.org/W2028951941","https://openalex.org/W2998838928","https://openalex.org/W3186613262","https://openalex.org/W2625290148","https://openalex.org/W4301508730"],"abstract_inverted_index":{"Dynamic":[0],"Circuit":[1],"Specialisation":[2],"(DCS)":[3],"is":[4,25,46,88],"a":[5,40,59,130,156],"method":[6],"that":[7],"exploits":[8],"the":[9,16,36,44,53,71,76,81,108,114,121,137],"reconfigurability":[10],"of":[11,18,30,43,55,117,123,158],"modern":[12],"FPGAs":[13],"to":[14,66,89,103,132],"allow":[15],"specialisation":[17],"FPGA":[19,86],"circuits":[20],"at":[21,35],"run-time.":[22],"Currently,":[23],"it":[24],"only":[26],"explored":[27],"as":[28],"part":[29,42],"Register-transfer":[31,37],"level":[32,38,101],"design.":[33],"However,":[34],"(RTL),":[39],"large":[41],"design":[45,83,87,138],"already":[47,67],"locked":[48],"in.":[49],"Therefore,":[50],"maximally":[51],"exploiting":[52],"opportunities":[54,72],"DCS":[56,74,143],"could":[57],"require":[58],"costly":[60],"redesign.":[61],"It":[62],"would":[63,144],"be":[64,145],"interesting":[65],"have":[68],"insight":[69],"in":[70,85,136],"for":[73],"from":[75],"higher":[77,92,100],"abstraction":[78,93],"level.":[79],"Moreover,":[80],"general":[82],"trend":[84],"work":[90],"on":[91,113,155],"levels":[94],"and":[95,153],"let":[96],"tool(s)":[97],"translate":[98],"this":[99],"description":[102,116],"RTL.":[104],"This":[105,128],"paper":[106],"presents":[107],"first":[109],"profiler":[110],"that,":[111],"based":[112],"high-level":[115,148],"an":[118,124],"application,":[119],"estimates":[120],"benefits":[122],"implementation":[125],"using":[126],"DCS.":[127],"allows":[129],"designer":[131],"determine":[133],"much":[134],"earlier":[135],"cycle":[139],"whether":[140],"or":[141],"not":[142],"interesting.":[146],"The":[147],"profiling":[149],"methodology":[150],"was":[151],"implemented":[152],"tested":[154],"set":[157],"PID":[159],"designs.":[160]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}