{"id":"https://openalex.org/W2040832750","doi":"https://doi.org/10.1109/reconfig.2014.7032504","title":"Can high-level synthesis compete against a hand-written code in the cryptographic domain? A case study","display_name":"Can high-level synthesis compete against a hand-written code in the cryptographic domain? A case study","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W2040832750","doi":"https://doi.org/10.1109/reconfig.2014.7032504","mag":"2040832750"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2014.7032504","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2014.7032504","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055491459","display_name":"Ekawat Homsirikamol","orcid":null},"institutions":[{"id":"https://openalex.org/I162714631","display_name":"George Mason University","ror":"https://ror.org/02jqj7156","country_code":"US","type":"education","lineage":["https://openalex.org/I162714631"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ekawat Homsirikamol","raw_affiliation_strings":["Volgenau School of Engineering, George Mason University, Fairfax, Virginia","Volgenau School of Engineering, George Mason University, Fairfax, Virginia 22030"],"affiliations":[{"raw_affiliation_string":"Volgenau School of Engineering, George Mason University, Fairfax, Virginia","institution_ids":["https://openalex.org/I162714631"]},{"raw_affiliation_string":"Volgenau School of Engineering, George Mason University, Fairfax, Virginia 22030","institution_ids":["https://openalex.org/I162714631"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004924763","display_name":"Kris Gaj","orcid":"https://orcid.org/0000-0002-5050-8748"},"institutions":[{"id":"https://openalex.org/I162714631","display_name":"George Mason University","ror":"https://ror.org/02jqj7156","country_code":"US","type":"education","lineage":["https://openalex.org/I162714631"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kris Gaj","raw_affiliation_strings":["Volgenau School of Engineering, George Mason University, Fairfax, Virginia","Volgenau School of Engineering, George Mason University, Fairfax, Virginia 22030"],"affiliations":[{"raw_affiliation_string":"Volgenau School of Engineering, George Mason University, Fairfax, Virginia","institution_ids":["https://openalex.org/I162714631"]},{"raw_affiliation_string":"Volgenau School of Engineering, George Mason University, Fairfax, Virginia 22030","institution_ids":["https://openalex.org/I162714631"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5055491459"],"corresponding_institution_ids":["https://openalex.org/I162714631"],"apc_list":null,"apc_paid":null,"fwci":3.9842,"has_fulltext":false,"cited_by_count":38,"citation_normalized_percentile":{"value":0.93755544,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7561211585998535},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6938988566398621},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6769726276397705},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.6755698323249817},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.5612204074859619},{"id":"https://openalex.org/keywords/encryption","display_name":"Encryption","score":0.4977131187915802},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.4910869598388672},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4674193561077118},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4588914215564728},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4419949948787689},{"id":"https://openalex.org/keywords/cryptographic-primitive","display_name":"Cryptographic primitive","score":0.4402410387992859},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.4246447682380676},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.42175787687301636},{"id":"https://openalex.org/keywords/advanced-encryption-standard","display_name":"Advanced Encryption Standard","score":0.4159744083881378},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3927905261516571},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35114485025405884},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3170125484466553},{"id":"https://openalex.org/keywords/cryptographic-protocol","display_name":"Cryptographic protocol","score":0.25082552433013916},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2190246284008026},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.17006951570510864},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.16919168829917908},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.16229262948036194},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09433907270431519},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07863187789916992}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7561211585998535},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6938988566398621},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6769726276397705},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.6755698323249817},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.5612204074859619},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.4977131187915802},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.4910869598388672},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4674193561077118},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4588914215564728},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4419949948787689},{"id":"https://openalex.org/C15927051","wikidata":"https://www.wikidata.org/wiki/Q246593","display_name":"Cryptographic primitive","level":4,"score":0.4402410387992859},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.4246447682380676},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.42175787687301636},{"id":"https://openalex.org/C94520183","wikidata":"https://www.wikidata.org/wiki/Q190746","display_name":"Advanced Encryption Standard","level":3,"score":0.4159744083881378},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3927905261516571},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35114485025405884},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3170125484466553},{"id":"https://openalex.org/C33884865","wikidata":"https://www.wikidata.org/wiki/Q1254335","display_name":"Cryptographic protocol","level":3,"score":0.25082552433013916},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2190246284008026},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.17006951570510864},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.16919168829917908},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.16229262948036194},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09433907270431519},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07863187789916992},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2014.7032504","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2014.7032504","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1562434331","https://openalex.org/W1986314250","https://openalex.org/W2003812435","https://openalex.org/W2015332951","https://openalex.org/W2036893593","https://openalex.org/W2046506371","https://openalex.org/W2087852986","https://openalex.org/W2094998159","https://openalex.org/W2103227860","https://openalex.org/W2155065364","https://openalex.org/W2156499539","https://openalex.org/W2157506576","https://openalex.org/W2166029537","https://openalex.org/W2170388915","https://openalex.org/W2303926113","https://openalex.org/W4205948809","https://openalex.org/W6675517318","https://openalex.org/W6683195904","https://openalex.org/W6698125035"],"related_works":["https://openalex.org/W4241206086","https://openalex.org/W2109697164","https://openalex.org/W2543290882","https://openalex.org/W1528726807","https://openalex.org/W1964556228","https://openalex.org/W2068555872","https://openalex.org/W4399486446","https://openalex.org/W3047975009","https://openalex.org/W4252190617","https://openalex.org/W2156420848"],"abstract_inverted_index":{"This":[0],"paper":[1],"investigates":[2],"the":[3,6,33,36,45,48,62,67,72,81,84,87,94],"state":[4],"of":[5,47,83,99],"current":[7],"high-level":[8],"synthesis":[9],"(HLS)":[10],"tools":[11],"by":[12],"using":[13],"Xilinx":[14],"Vivado":[15],"HLS":[16],"for":[17,35,51],"designing":[18,75],"a":[19,76],"cryptographic":[20,53],"module":[21],"based":[22],"on":[23],"Advanced":[24],"Encryption":[25],"Standard.":[26],"The":[27],"obtained":[28],"results":[29,34],"are":[30],"compared":[31],"with":[32,93],"hand-written":[37],"Register-Transfer":[38],"Level":[39],"(RTL)":[40],"VHDL":[41],"code":[42],"to":[43,71],"determine":[44],"suitability":[46],"HLS-based":[49,68,88],"approach":[50,64,69,89,96],"implementing":[52],"algorithms":[54],"in":[55,74,97],"hardware.":[56],"Our":[57],"study":[58],"has":[59],"shown":[60],"that":[61],"RTL-based":[63,95],"still":[65],"outperforms":[66],"due":[70],"flexibility":[73],"control":[77],"unit,":[78],"which":[79],"affects":[80],"throughput":[82],"circuit.":[85],"Nevertheless,":[86],"can":[90],"successfully":[91],"compete":[92],"terms":[98],"area":[100],"and":[101],"maximum":[102],"clock":[103],"frequency.":[104]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":7},{"year":2019,"cited_by_count":8},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":9},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}