{"id":"https://openalex.org/W1988930204","doi":"https://doi.org/10.1109/reconfig.2014.7032498","title":"An AXI compatible cypress EZ-USB FX3 interface for USB-3.0 SuperSpeed","display_name":"An AXI compatible cypress EZ-USB FX3 interface for USB-3.0 SuperSpeed","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W1988930204","doi":"https://doi.org/10.1109/reconfig.2014.7032498","mag":"1988930204"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2014.7032498","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2014.7032498","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014124149","display_name":"Benedikt Jan\u00dfen","orcid":"https://orcid.org/0000-0002-4512-9268"},"institutions":[{"id":"https://openalex.org/I904495901","display_name":"Ruhr University Bochum","ror":"https://ror.org/04tsk2644","country_code":"DE","type":"education","lineage":["https://openalex.org/I904495901"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Benedikt Janssen","raw_affiliation_strings":["Ruhr-Universitat Bochum, Bochum, Nordrhein-Westfalen, DE"],"affiliations":[{"raw_affiliation_string":"Ruhr-Universitat Bochum, Bochum, Nordrhein-Westfalen, DE","institution_ids":["https://openalex.org/I904495901"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108437484","display_name":"Michael H\u00fcbner","orcid":"https://orcid.org/0000-0003-3785-7959"},"institutions":[{"id":"https://openalex.org/I904495901","display_name":"Ruhr University Bochum","ror":"https://ror.org/04tsk2644","country_code":"DE","type":"education","lineage":["https://openalex.org/I904495901"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Michael Hubner","raw_affiliation_strings":["Embedded Systems for Information Technology, Ruhr-University Bochum Bochum, Germany"],"affiliations":[{"raw_affiliation_string":"Embedded Systems for Information Technology, Ruhr-University Bochum Bochum, Germany","institution_ids":["https://openalex.org/I904495901"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079160932","display_name":"Timo Jaeschke","orcid":"https://orcid.org/0000-0002-2335-291X"},"institutions":[{"id":"https://openalex.org/I904495901","display_name":"Ruhr University Bochum","ror":"https://ror.org/04tsk2644","country_code":"DE","type":"education","lineage":["https://openalex.org/I904495901"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Timo Jaeschke","raw_affiliation_strings":["Integrated Systems, Ruhr-University Bochum Bochum, Germany"],"affiliations":[{"raw_affiliation_string":"Integrated Systems, Ruhr-University Bochum Bochum, Germany","institution_ids":["https://openalex.org/I904495901"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5014124149"],"corresponding_institution_ids":["https://openalex.org/I904495901"],"apc_list":null,"apc_paid":null,"fwci":0.36996174,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.6659621,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9932000041007996,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/usb","display_name":"USB","score":0.9237008094787598},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7271397113800049},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6748359203338623},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.6398182511329651},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6141011714935303},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.612678587436676},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.5824861526489258},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.5744439363479614},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.5395535230636597},{"id":"https://openalex.org/keywords/erasable-programmable-logic-device","display_name":"Erasable programmable logic device","score":0.5037690997123718},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3046466112136841},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.29268354177474976},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.24819183349609375},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.12927675247192383},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.09647905826568604},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.07510256767272949}],"concepts":[{"id":"https://openalex.org/C507366226","wikidata":"https://www.wikidata.org/wiki/Q42378","display_name":"USB","level":3,"score":0.9237008094787598},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7271397113800049},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6748359203338623},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.6398182511329651},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6141011714935303},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.612678587436676},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.5824861526489258},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.5744439363479614},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.5395535230636597},{"id":"https://openalex.org/C110050671","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Erasable programmable logic device","level":5,"score":0.5037690997123718},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3046466112136841},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.29268354177474976},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.24819183349609375},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.12927675247192383},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.09647905826568604},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.07510256767272949},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2014.7032498","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2014.7032498","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5199999809265137}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1483837885","https://openalex.org/W1524931433","https://openalex.org/W1545019549","https://openalex.org/W2083240222","https://openalex.org/W2116097429","https://openalex.org/W6628768312","https://openalex.org/W6631339378","https://openalex.org/W6632666638"],"related_works":["https://openalex.org/W3013792460","https://openalex.org/W1528933814","https://openalex.org/W3117015220","https://openalex.org/W1904803855","https://openalex.org/W2376859467","https://openalex.org/W3022525969","https://openalex.org/W2014165129","https://openalex.org/W4389045693","https://openalex.org/W2466591189","https://openalex.org/W2519750906"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,98],"introduce":[4],"an":[5,71,96,156],"IP-core":[6,117,152],"which":[7,58,78],"operates":[8],"as":[9,148,150],"glue":[10],"logic":[11,15,34,45],"between":[12,42],"the":[13,43,47,50,80,111,121,126,136],"programmable":[14],"of":[16,92,105],"a":[17,20,60,65,85,100,114,132],"FPGA":[18,88],"and":[19,37,46,89,118,154,161],"Cypress":[21],"EZ-USB":[22],"FX3":[23,81],"(FX3)":[24],"USB-3.0":[25,66,82],"transceiver.":[26],"The":[27,103],"developed":[28],"IP":[29],"core":[30],"communicates":[31],"with":[32],"other":[33,151],"via":[35,135],"AXI-4":[36],"enables":[38],"half":[39],"duplex":[40],"connections":[41],"linked":[44],"FX3.":[48],"Thereby":[49],"platform":[51],"can":[52],"be":[53],"used":[54],"by":[55,113],"several":[56],"applications":[57],"need":[59],"high":[61],"speed":[62],"communication":[63],"to":[64,131],"capable":[67],"host.":[68],"We":[69],"chose":[70],"Enclustra":[72],"Mercury":[73],"KX1":[74],"board":[75],"for":[76],"implementation,":[77],"provides":[79],"transceiver":[83],"chip,":[84],"Xilinx":[86,115],"Kintex-7":[87,112],"1":[90],"GB":[91],"DDR3":[93,122],"SDRAM.":[94,123],"As":[95],"application":[97],"present":[99],"radar":[101,106],"system.":[102],"stream":[104],"data":[107,128],"is":[108,129],"received":[109],"inside":[110],"JESD204":[116],"buffered":[119,127],"in":[120],"For":[124],"processing,":[125],"transmitted":[130],"host":[133],"computer":[134],"introduced":[137],"IP-core.":[138],"This":[139],"paper":[140],"shows":[141],"our":[142],"implementation":[143],"approach,":[144],"achieved":[145],"transmission":[146],"rates,":[147],"well":[149],"features":[153],"gives":[155],"outlook":[157],"on":[158],"future":[159],"advancements":[160],"applications.":[162]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}