{"id":"https://openalex.org/W2021695989","doi":"https://doi.org/10.1109/reconfig.2014.7032495","title":"Advanced branch predictors for soft processors","display_name":"Advanced branch predictors for soft processors","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W2021695989","doi":"https://doi.org/10.1109/reconfig.2014.7032495","mag":"2021695989"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2014.7032495","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2014.7032495","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033050983","display_name":"Di Wu","orcid":"https://orcid.org/0000-0003-1096-7074"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Di Wu","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Toronto","Electrical and Computer Engineering Dept., University of Toronto"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Toronto","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Electrical and Computer Engineering Dept., University of Toronto","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072544251","display_name":"Andreas Moshovos","orcid":"https://orcid.org/0000-0001-7768-367X"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Andreas Moshovos","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Toronto","Electrical and Computer Engineering Dept., University of Toronto"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Toronto","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Electrical and Computer Engineering Dept., University of Toronto","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.08796124,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7712482213973999},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.765140175819397},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.6665095090866089},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6576981544494629},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5548866987228394},{"id":"https://openalex.org/keywords/branch-predictor","display_name":"Branch predictor","score":0.5348300933837891},{"id":"https://openalex.org/keywords/nios-ii","display_name":"Nios II","score":0.46897968649864197},{"id":"https://openalex.org/keywords/soft-computing","display_name":"Soft computing","score":0.4126186966896057},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3942742943763733},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28779226541519165},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.1744367480278015},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13819900155067444},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.13702863454818726},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10782089829444885}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7712482213973999},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.765140175819397},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.6665095090866089},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6576981544494629},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5548866987228394},{"id":"https://openalex.org/C168522837","wikidata":"https://www.wikidata.org/wiki/Q679552","display_name":"Branch predictor","level":2,"score":0.5348300933837891},{"id":"https://openalex.org/C2781190120","wikidata":"https://www.wikidata.org/wiki/Q438281","display_name":"Nios II","level":3,"score":0.46897968649864197},{"id":"https://openalex.org/C140073362","wikidata":"https://www.wikidata.org/wiki/Q738759","display_name":"Soft computing","level":3,"score":0.4126186966896057},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3942742943763733},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28779226541519165},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.1744367480278015},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13819900155067444},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.13702863454818726},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10782089829444885},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2014.7032495","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2014.7032495","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5099999904632568}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W198451133","https://openalex.org/W647763185","https://openalex.org/W1555785714","https://openalex.org/W1601920645","https://openalex.org/W1983849809","https://openalex.org/W2043057288","https://openalex.org/W2096893988","https://openalex.org/W2127950539","https://openalex.org/W2129889140","https://openalex.org/W2156484396","https://openalex.org/W4231361442","https://openalex.org/W4242220430","https://openalex.org/W6621158259","https://openalex.org/W6683064294"],"related_works":["https://openalex.org/W2061007994","https://openalex.org/W2408643487","https://openalex.org/W2145546531","https://openalex.org/W2348913739","https://openalex.org/W3015372806","https://openalex.org/W2946438354","https://openalex.org/W2568055373","https://openalex.org/W2350474477","https://openalex.org/W2206417945","https://openalex.org/W2146046101"],"abstract_inverted_index":{"This":[0,34],"work":[1,35,77],"studies":[2],"implementations":[3],"of":[4,61,72],"the":[5,37,58,73,87],"Perceptron":[6],"[1]":[7],"and":[8,40,45],"TAGE":[9],"[2]":[10],"branch":[11,47],"predictors":[12],"for":[13],"general":[14],"purpose,":[15],"in-order":[16],"pipelined":[17],"single":[18],"core":[19],"soft":[20],"processors.":[21],"It":[22,54],"proposes":[23,41],"FPGA-friendly":[24],"optimizations":[25],"whose":[26],"goal":[27],"is":[28],"to":[29],"achieve":[30],"high":[31],"operating":[32],"frequency.":[33],"discusses":[36],"design":[38],"tradeoffs":[39],"a":[42,69],"highly":[43],"accurate":[44],"fast":[46],"predictor":[48,91],"variant":[49],"based":[50],"on":[51],"TAGE,":[52],"O-TAGE-SC.":[53],"operates":[55],"at":[56],"270MHz,":[57],"maximum":[59],"frequency":[60],"Altera's":[62],"highest":[63],"performing":[64],"soft-processor":[65],"Nios":[66],"II-f.":[67],"Using":[68],"representative":[70],"subset":[71],"SPECCPU2006":[74],"benchmarks,":[75],"this":[76],"shows":[78],"that":[79],"O-TAGE-SC":[80],"delivers":[81],"5.2%":[82],"better":[83],"instruction":[84],"throughput":[85],"versus":[86],"previously":[88],"proposed":[89],"gRselect":[90],"[3].":[92]},"counts_by_year":[{"year":2020,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}