{"id":"https://openalex.org/W2057591512","doi":"https://doi.org/10.1109/reconfig.2014.7032488","title":"A framework for efficient rapid prototyping by virtually enlarging FPGA resources","display_name":"A framework for efficient rapid prototyping by virtually enlarging FPGA resources","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W2057591512","doi":"https://doi.org/10.1109/reconfig.2014.7032488","mag":"2057591512"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2014.7032488","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2014.7032488","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059694753","display_name":"Shinya Takamaeda-Yamazaki","orcid":"https://orcid.org/0000-0003-3441-1695"},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shinya Takamaeda-Yamazaki","raw_affiliation_strings":["Nara Institute of Science and Technology Nara, Japan","[Nara Institute of Science and Technology, Nara, JAPAN]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nara Institute of Science and Technology Nara, Japan","institution_ids":["https://openalex.org/I75917431"]},{"raw_affiliation_string":"[Nara Institute of Science and Technology, Nara, JAPAN]","institution_ids":["https://openalex.org/I75917431"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010523030","display_name":"Kenji Kise","orcid":"https://orcid.org/0000-0002-3003-4872"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kenji Kise","raw_affiliation_strings":["Tokyo Institute of Technology Tokyo, Japan","[Tokyo Institute of Technology, Tokyo, JAPAN]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology Tokyo, Japan","institution_ids":["https://openalex.org/I114531698"]},{"raw_affiliation_string":"[Tokyo Institute of Technology, Tokyo, JAPAN]","institution_ids":["https://openalex.org/I114531698"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4031,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.52217667,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"2","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.9442718029022217},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7615305185317993},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.735981822013855},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.684669554233551},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.5974335670471191},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5318781137466431},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4877811074256897},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3761752247810364},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09263008832931519}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.9442718029022217},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7615305185317993},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.735981822013855},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.684669554233551},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.5974335670471191},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5318781137466431},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4877811074256897},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3761752247810364},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09263008832931519},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2014.7032488","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2014.7032488","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5400000214576721,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W272407355","https://openalex.org/W1486384684","https://openalex.org/W2022128349","https://openalex.org/W2033493263","https://openalex.org/W2035316646","https://openalex.org/W2091990457","https://openalex.org/W2097537332","https://openalex.org/W2112678088","https://openalex.org/W2134470641","https://openalex.org/W2151925011","https://openalex.org/W2155764480"],"related_works":["https://openalex.org/W2998132311","https://openalex.org/W2113648965","https://openalex.org/W4200391368","https://openalex.org/W2155484023","https://openalex.org/W2388221044","https://openalex.org/W2619213283","https://openalex.org/W2984236338","https://openalex.org/W3117064361","https://openalex.org/W2057745131","https://openalex.org/W1821888792"],"abstract_inverted_index":{"Rapid":[0],"prototyping":[1,18],"using":[2,65],"FPGAs":[3],"is":[4],"a":[5,16,62,103],"widely-applied":[6],"approach":[7],"for":[8],"efficient":[9],"evaluation":[10,78],"of":[11,33,42],"hardware":[12,35,64,107],"structures.":[13],"We":[14],"present":[15],"rapid":[17],"framework":[19,38,56,96],"by":[20],"virtually":[21],"enlarging":[22],"available":[23],"FPGA":[24,45,75],"resources.":[25],"In":[26],"order":[27],"to":[28,59,101],"mitigate":[29],"the":[30,37,82,88,95,98],"development":[31],"complexity":[32],"FPGA-based":[34],"prototype,":[36],"provides":[39],"two":[40],"abstractions":[41,89],"resources":[43],"on":[44,52,74],"platforms:":[46],"Memory":[47],"systems":[48,71],"and":[49,72,105],"inter-FPGA":[50],"interconnections":[51,73],"multi-FPGA":[53],"platforms.":[54,76],"The":[55],"enables":[57],"designers":[58],"draw":[60],"up":[61],"target":[63],"abstract":[66],"interfaces":[67],"as":[68],"ideal":[69],"memory":[70],"Our":[77],"result":[79],"shows":[80],"that":[81,94],"slowdowns":[83],"in":[84],"running":[85],"speed":[86],"under":[87],"are":[90],"not":[91],"critical,":[92],"so":[93],"offers":[97],"helpful":[99],"support":[100],"develop":[102],"high-speed":[104],"accurate":[106],"prototype":[108],"rapidly.":[109]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}