{"id":"https://openalex.org/W2045556598","doi":"https://doi.org/10.1109/reconfig.2014.7032481","title":"Keynote 3 \u2014 The past and future of FPGA soft processors","display_name":"Keynote 3 \u2014 The past and future of FPGA soft processors","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W2045556598","doi":"https://doi.org/10.1109/reconfig.2014.7032481","mag":"2045556598"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2014.7032481","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2014.7032481","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000733929","display_name":"Jan Gray","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Jan Gray","raw_affiliation_strings":["Gray Research LLC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Gray Research LLC","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5000733929"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9782000184059143,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9514999985694885,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7722935676574707},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.663177490234375},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.47927066683769226},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3355677127838135},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3135741353034973}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7722935676574707},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.663177490234375},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.47927066683769226},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3355677127838135},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3135741353034973}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2014.7032481","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2014.7032481","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6399999856948853,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2002703587","https://openalex.org/W2980006224","https://openalex.org/W2063534976","https://openalex.org/W2284838239","https://openalex.org/W2616418345","https://openalex.org/W3166559827","https://openalex.org/W2320205417","https://openalex.org/W2809345078","https://openalex.org/W3010492628","https://openalex.org/W3045326193"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2],"given.":[3],"Design":[4],"productivity":[5],"is":[6,14],"still":[7],"a":[8,18,38],"challenge":[9],"for":[10,34,106,112,148],"reconfigurable":[11],"computing.":[12],"It":[13],"expensive":[15],"to":[16,21,23,32,36,55,125,170],"port":[17],"software":[19],"workload":[20,29],"RTL,":[22],"maintain":[24],"the":[25,28,98,113,127,135,156],"RTL":[26],"as":[27],"evolves,":[30],"and":[31,51,68,72,78,88,100,108,120,144,153],"wait":[33],"hours":[35],"recompile":[37],"bitstream":[39],"after":[40],"each":[41],"design":[42,142,171],"change.":[43],"Soft":[44],"processors":[45],"can":[46,61,81,166],"help":[47,123],"mitigate":[48],"these":[49],"costs,":[50],"provide":[52],"new":[53,117],"pathways":[54],"application":[56],"acceleration.":[57],"A":[58],"mid-range":[59],"FPGA":[60,165],"now":[62],"host":[63],"hundreds":[64,83],"of":[65,84,102,158],"soft":[66,103,151],"CPUs":[67],"their":[69,109],"interconnection":[70],"network,":[71],"such":[73],"heterogeneous":[74],"massively":[75,172],"parallel":[76,173],"processor":[77,104,161],"accelerator":[79],"arrays":[80],"sustain":[82],"operations,":[85],"memory":[86],"accesses,":[87],"branches":[89],"per":[90],"cycle.":[91],"This":[92],"talk":[93],"will":[94,122,138],"look":[95],"back":[96],"on":[97],"history":[99],"diversity":[101],"cores":[105],"FPGAs,":[107],"continuing":[110],"relevance":[111],"decade":[114],"ahead.":[115],"What":[116],"tools,":[118],"IP,":[119],"infrastructure":[121],"us":[124,168],"exploit":[126],"coming":[128],"million":[129],"LUT,":[130],"10":[131],"TFLOPS":[132],"FPGAs?":[133],"Along":[134],"way":[136],"we":[137],"revisit":[139],"an":[140,145],"austere":[141],"esthetic":[143],"implementation":[146],"methodology":[147],"crafting":[149],"FPGA-optimized":[150],"cores,":[152],"see":[154],"how":[155,169],"lessons":[157],"mapping":[159],"one":[160,163],"into":[162],"1995":[164],"inform":[167],"programmable":[174],"accelerators":[175],"going":[176],"forward.":[177]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}