{"id":"https://openalex.org/W1993272830","doi":"https://doi.org/10.1109/reconfig.2013.6732336","title":"Very low resource table-based FPGA evaluation of elementary functions","display_name":"Very low resource table-based FPGA evaluation of elementary functions","publication_year":2013,"publication_date":"2013-12-01","ids":{"openalex":"https://openalex.org/W1993272830","doi":"https://doi.org/10.1109/reconfig.2013.6732336","mag":"1993272830"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2013.6732336","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2013.6732336","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062555847","display_name":"Hor\u00e1cio C. Neto","orcid":"https://orcid.org/0000-0002-3621-8322"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":true,"raw_author_name":"Horacio C. Neto","raw_affiliation_strings":["INESC-ID/IST/ULisboa, Lisbon, Portugal"],"affiliations":[{"raw_affiliation_string":"INESC-ID/IST/ULisboa, Lisbon, Portugal","institution_ids":["https://openalex.org/I121345201"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003178960","display_name":"M\u00e1rio V\u00e9stias","orcid":"https://orcid.org/0000-0001-8556-4507"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Mario P. Vestias","raw_affiliation_strings":["INESC-ID/ISEL/IPL Lisbon, Portugal","INESC-ID/ISEL/IPL, Lisbon, Portugal"],"affiliations":[{"raw_affiliation_string":"INESC-ID/ISEL/IPL Lisbon, Portugal","institution_ids":["https://openalex.org/I121345201"]},{"raw_affiliation_string":"INESC-ID/ISEL/IPL, Lisbon, Portugal","institution_ids":["https://openalex.org/I121345201"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5062555847"],"corresponding_institution_ids":["https://openalex.org/I121345201"],"apc_list":null,"apc_paid":null,"fwci":0.3831,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.6256508,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.7629620432853699},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7626940011978149},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7178401350975037},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.5920068025588989},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.5152938365936279},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41077521443367004},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3413333296775818},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2979421317577362},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.22360464930534363},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16791027784347534},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08157035708427429}],"concepts":[{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.7629620432853699},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7626940011978149},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7178401350975037},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.5920068025588989},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.5152938365936279},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41077521443367004},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3413333296775818},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2979421317577362},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.22360464930534363},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16791027784347534},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08157035708427429}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2013.6732336","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2013.6732336","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1606211422","https://openalex.org/W1974434931","https://openalex.org/W1986396242","https://openalex.org/W2047360623","https://openalex.org/W2098403590","https://openalex.org/W2124391308","https://openalex.org/W2128953988","https://openalex.org/W2152297169","https://openalex.org/W2152992659","https://openalex.org/W2163439024","https://openalex.org/W2165875079","https://openalex.org/W2604206286"],"related_works":["https://openalex.org/W2024574431","https://openalex.org/W2117300767","https://openalex.org/W2374017528","https://openalex.org/W4285503609","https://openalex.org/W2126248441","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2160474882","https://openalex.org/W2125609625"],"abstract_inverted_index":{"This":[0],"paper":[1],"analyzes":[2],"the":[3,12,25,48,53,60,67,77,82,91,99,109,113,119,125,134,143,156,193],"FPGA":[4,144],"implementation":[5,154,173],"of":[6,24,90,115,118,155,184],"polynomial-based":[7],"function":[8,157],"evaluation":[9],"specifically":[10],"considering":[11],"embedded":[13],"block":[14],"RAMs":[15],"and":[16,29,36,85,112,128,138,162,177],"multiplier-adders":[17],"available":[18,141],"in":[19,43,73,103,142],"today's":[20],"technologies.":[21],"The":[22,88,147],"computation":[23],"reciprocal,":[26],"square":[27,31],"root":[28,32],"inverse":[30],"functions":[33],"using":[34,159,199],"first":[35],"second":[37],"order":[38,74],"polynomial":[39,62,83,92],"approximations":[40],"is":[41,187],"discussed,":[42],"particular.":[44],"In":[45],"each":[46],"case,":[47],"most":[49,78],"appropriate":[50,79],"sizes":[51,80],"for":[52,66,81,195],"interpolation":[54],"intervals":[55],"are":[56,70,94,121],"selected":[57],"according":[58],"to":[59,75,191],"maximum":[61],"approximation":[63],"errors.":[64],"Upper-bounds":[65],"truncation":[68],"errors":[69],"formally":[71],"derived":[72],"find":[76],"coefficients":[84,93],"fixed-point":[86,126],"operands.":[87],"bit-sizes":[89],"optimized":[95],"so":[96,123],"that":[97,124,151],"all":[98],"required":[100],"values":[101],"fit":[102],"only":[104],"one":[105,160,175,200],"36Kbit":[106],"BRAM.":[107],"Further,":[108],"word":[110],"lengths":[111],"number":[114],"fractional":[116],"bits":[117],"operands":[120],"adjusted":[122],"multiplications":[127],"additions":[129],"can":[130,166,180],"be":[131],"implemented":[132],"with":[133,174],"17\u00d724":[135],"unsigned":[136],"multipliers":[137],"48-bit":[139],"adders":[140],"DSP":[145,164],"blocks.":[146],"experimental":[148],"results":[149],"confirm":[150],"a":[152,182,196],"straightforward":[153],"evaluator":[158],"BRAM":[161,176],"two":[163],"blocks":[165],"provide":[167,181],"more":[168,188],"than":[169,189],"single-precision.":[170],"Additionally,":[171],"an":[172],"three":[178],"DSPs":[179],"precision":[183],"28-bits,":[185],"which":[186],"adequate":[190],"generate":[192],"seed":[194],"double-precision":[197],"operator":[198],"additional":[201],"Newton-Raphson":[202],"iteration.":[203]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}