{"id":"https://openalex.org/W2036830296","doi":"https://doi.org/10.1109/reconfig.2013.6732334","title":"Towards the generic reconfigurable accelerator: Algorithm development, core design, and performance analysis","display_name":"Towards the generic reconfigurable accelerator: Algorithm development, core design, and performance analysis","publication_year":2013,"publication_date":"2013-12-01","ids":{"openalex":"https://openalex.org/W2036830296","doi":"https://doi.org/10.1109/reconfig.2013.6732334","mag":"2036830296"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2013.6732334","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2013.6732334","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086788852","display_name":"Byron Navas","orcid":"https://orcid.org/0000-0003-0748-125X"},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":true,"raw_author_name":"Byron Navas","raw_affiliation_strings":["Dept. of Electronic Systems, KTH Royal Institute of Technology, Stockholm, Sweden","Dept. of Electron. Syst., KTH R. Inst. of Technol., Stockholm, Sweden"],"affiliations":[{"raw_affiliation_string":"Dept. of Electronic Systems, KTH Royal Institute of Technology, Stockholm, Sweden","institution_ids":["https://openalex.org/I86987016"]},{"raw_affiliation_string":"Dept. of Electron. Syst., KTH R. Inst. of Technol., Stockholm, Sweden","institution_ids":["https://openalex.org/I86987016"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008852459","display_name":"Johnny \u00d6berg","orcid":"https://orcid.org/0000-0002-8072-1742"},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Johnny Oberg","raw_affiliation_strings":["Dept. of Electronic Systems, KTH Royal Institute of Technology, Stockholm, Sweden","Dept. of Electron. Syst., KTH R. Inst. of Technol., Stockholm, Sweden"],"affiliations":[{"raw_affiliation_string":"Dept. of Electronic Systems, KTH Royal Institute of Technology, Stockholm, Sweden","institution_ids":["https://openalex.org/I86987016"]},{"raw_affiliation_string":"Dept. of Electron. Syst., KTH R. Inst. of Technol., Stockholm, Sweden","institution_ids":["https://openalex.org/I86987016"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024461213","display_name":"Ingo Sander","orcid":"https://orcid.org/0000-0003-4859-3100"},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Ingo Sander","raw_affiliation_strings":["Dept. of Electronic Systems, KTH Royal Institute of Technology, Stockholm, Sweden","Dept. of Electron. Syst., KTH R. Inst. of Technol., Stockholm, Sweden"],"affiliations":[{"raw_affiliation_string":"Dept. of Electronic Systems, KTH Royal Institute of Technology, Stockholm, Sweden","institution_ids":["https://openalex.org/I86987016"]},{"raw_affiliation_string":"Dept. of Electron. Syst., KTH R. Inst. of Technol., Stockholm, Sweden","institution_ids":["https://openalex.org/I86987016"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5086788852"],"corresponding_institution_ids":["https://openalex.org/I86987016"],"apc_list":null,"apc_paid":null,"fwci":1.2608,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.80010713,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":"4","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7992881536483765},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.737106204032898},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.6688908338546753},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6006056666374207},{"id":"https://openalex.org/keywords/reusability","display_name":"Reusability","score":0.5130943059921265},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49109649658203125},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.4678932726383209},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4618159532546997},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.45285868644714355},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.44201380014419556},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.42541617155075073},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4241480529308319},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4112080931663513},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4096197485923767},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.3237965404987335},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1548517644405365}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7992881536483765},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.737106204032898},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.6688908338546753},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6006056666374207},{"id":"https://openalex.org/C137981799","wikidata":"https://www.wikidata.org/wiki/Q1369184","display_name":"Reusability","level":3,"score":0.5130943059921265},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49109649658203125},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.4678932726383209},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4618159532546997},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.45285868644714355},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.44201380014419556},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.42541617155075073},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4241480529308319},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4112080931663513},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4096197485923767},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.3237965404987335},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1548517644405365},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2013.6732334","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2013.6732334","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W164037838","https://openalex.org/W992733592","https://openalex.org/W1997358129","https://openalex.org/W2007324996","https://openalex.org/W2045771653","https://openalex.org/W2081381252","https://openalex.org/W2081775969","https://openalex.org/W2127699991","https://openalex.org/W2147614424","https://openalex.org/W2148802605","https://openalex.org/W2266689008","https://openalex.org/W2494939947","https://openalex.org/W2497929702","https://openalex.org/W4240468478","https://openalex.org/W4246084264"],"related_works":["https://openalex.org/W2030161874","https://openalex.org/W2269990635","https://openalex.org/W2543290882","https://openalex.org/W3013057549","https://openalex.org/W2121863986","https://openalex.org/W1980040075","https://openalex.org/W1490270176","https://openalex.org/W1604320855","https://openalex.org/W2029518208","https://openalex.org/W2295153704"],"abstract_inverted_index":{"Adoption":[0],"of":[1,11,112,125,160],"reconfigurable":[2],"computing":[3],"is":[4],"limited":[5],"in":[6,30,49,83,130],"part":[7],"by":[8],"the":[9,43,113,126,144],"lack":[10],"simplified,":[12],"economic,":[13],"and":[14,20,39,53,90,108,115,120,139,151],"reusable":[15],"solutions.":[16],"The":[17],"significant":[18],"speedup":[19],"energy":[21],"saving":[22],"can":[23],"increase":[24],"performance":[25,123],"but":[26],"also":[27],"design":[28,77,104],"complexity;":[29],"particular":[31],"for":[32,66],"heterogeneous":[33],"SoCs":[34],"blending":[35],"several":[36],"CPUs,":[37],"GPUs,":[38],"FPGA-Accelerator":[40],"Cores.":[41],"On":[42],"other":[44],"hand,":[45],"implementing":[46],"complex":[47],"algorithms":[48,81,148],"hardware":[50],"requires":[51],"modeling":[52],"verification,":[54],"not":[55],"only":[56],"HDL":[57],"generation.":[58],"Most":[59],"approaches":[60],"are":[61],"too":[62],"specific":[63],"without":[64],"looking":[65],"reusability.":[67],"Therefore,":[68],"we":[69],"present":[70],"a":[71,76,100,122],"solution":[72],"based":[73],"on:":[74],"(1)":[75],"methodology":[78],"to":[79,95,157,163],"develop":[80],"accelerated":[82],"reconfigurable/non-reconfigurable":[84],"IP-Cores,":[85],"using":[86],"common":[87],"access":[88],"tools,":[89],"contemplating":[91],"verification":[92],"from":[93],"model":[94],"embedded":[96],"software":[97],"stages;":[98],"(2)":[99],"generic":[101],"accelerator":[102,134],"core":[103],"that":[105],"enables":[106],"relocation":[107],"reuse":[109],"almost":[110],"independently":[111],"algorithm,":[114],"data-flow":[116],"driven":[117],"execution":[118],"models;":[119],"(3)":[121],"analysis":[124],"acceleration":[127],"mechanisms":[128],"included":[129],"our":[131],"system":[132,146],"(i.e.,":[133],"core,":[135],"burst":[136],"I/O":[137],"transfers,":[138],"reconfiguration":[140],"pre-fetch).":[141],"In":[142],"consequence,":[143],"implemented":[145],"accelerates":[147],"(e.g.,":[149],"FIR":[150],"Kalman":[152],"filters)":[153],"with":[154],"speedups":[155],"up":[156],"3":[158],"orders":[159],"magnitude,":[161],"compared":[162],"processor":[164],"implementations.":[165]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}