{"id":"https://openalex.org/W1964899920","doi":"https://doi.org/10.1109/reconfig.2013.6732329","title":"A platform for secure IP integration in Xilinx Virtex FPGAs","display_name":"A platform for secure IP integration in Xilinx Virtex FPGAs","publication_year":2013,"publication_date":"2013-12-01","ids":{"openalex":"https://openalex.org/W1964899920","doi":"https://doi.org/10.1109/reconfig.2013.6732329","mag":"1964899920"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2013.6732329","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2013.6732329","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001344367","display_name":"Ali Ebrahim","orcid":"https://orcid.org/0000-0002-7477-504X"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Ali Ebrahim","raw_affiliation_strings":["School of Engineering, The University of Edinburgh, Edinburgh, UK","School of Engineering, University of Edinburgh, Edinburgh, UK;"],"affiliations":[{"raw_affiliation_string":"School of Engineering, The University of Edinburgh, Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]},{"raw_affiliation_string":"School of Engineering, University of Edinburgh, Edinburgh, UK;","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104706884","display_name":"Khaled Benkrid","orcid":null},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Khaled Benkrid","raw_affiliation_strings":["School of Engineering, The University of Edinburgh, Edinburgh, UK","School of Engineering, University of Edinburgh, Edinburgh, UK;"],"affiliations":[{"raw_affiliation_string":"School of Engineering, The University of Edinburgh, Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]},{"raw_affiliation_string":"School of Engineering, University of Edinburgh, Edinburgh, UK;","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057663448","display_name":"Jalal Khalifat","orcid":null},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Jalal Khalifat","raw_affiliation_strings":["School of Engineering, The University of Edinburgh, Edinburgh, UK","School of Engineering, University of Edinburgh, Edinburgh, UK;"],"affiliations":[{"raw_affiliation_string":"School of Engineering, The University of Edinburgh, Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]},{"raw_affiliation_string":"School of Engineering, University of Edinburgh, Edinburgh, UK;","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022905096","display_name":"Chuan Hong","orcid":null},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Chuan Hong","raw_affiliation_strings":["School of Engineering, The University of Edinburgh, Edinburgh, UK","School of Engineering, University of Edinburgh, Edinburgh, UK;"],"affiliations":[{"raw_affiliation_string":"School of Engineering, The University of Edinburgh, Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]},{"raw_affiliation_string":"School of Engineering, University of Edinburgh, Edinburgh, UK;","institution_ids":["https://openalex.org/I98677209"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5001344367"],"corresponding_institution_ids":["https://openalex.org/I98677209"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.04865637,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12029","display_name":"DNA and Biological Computing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1312","display_name":"Molecular Biology"},"field":{"id":"https://openalex.org/fields/13","display_name":"Biochemistry, Genetics and Molecular Biology"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8527407646179199},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7466516494750977},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7178343534469604},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6873005032539368},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.5964163541793823},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5833368897438049},{"id":"https://openalex.org/keywords/software-deployment","display_name":"Software deployment","score":0.42681729793548584},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.23667451739311218},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07443717122077942}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8527407646179199},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7466516494750977},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7178343534469604},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6873005032539368},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.5964163541793823},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5833368897438049},{"id":"https://openalex.org/C105339364","wikidata":"https://www.wikidata.org/wiki/Q2297740","display_name":"Software deployment","level":2,"score":0.42681729793548584},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.23667451739311218},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07443717122077942},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2013.6732329","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2013.6732329","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5600000023841858}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1535404990","https://openalex.org/W1588862729","https://openalex.org/W1967881661","https://openalex.org/W2100981069","https://openalex.org/W2106767353","https://openalex.org/W2113342022","https://openalex.org/W2127992996","https://openalex.org/W2171246433","https://openalex.org/W2183064252","https://openalex.org/W4253317518","https://openalex.org/W6686206303"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2810427553","https://openalex.org/W4319430423","https://openalex.org/W2135053878","https://openalex.org/W2544043553","https://openalex.org/W2361654132","https://openalex.org/W2121309702","https://openalex.org/W4249632163","https://openalex.org/W2136261407","https://openalex.org/W2009741039"],"abstract_inverted_index":{"Advancements":[0],"in":[1,73],"silicon,":[2],"software":[3],"and":[4,63],"IP":[5,28,32,38,50,61,84,91],"support":[6,29],"have":[7],"made":[8],"Field":[9],"Programmable":[10],"Gate":[11],"Arrays":[12],"(FPGAs)":[13],"a":[14,46,57,96,105,111,115,121],"highly":[15],"flexible":[16,106],"solution":[17,58],"for":[18,30,49,59,104],"many":[19],"applications.":[20],"With":[21],"the":[22,67],"growing":[23],"number":[24],"of":[25,37,114],"companies":[26],"providing":[27],"FPGAs,":[31],"license":[33],"violations":[34],"by":[35],"over-deployment":[36],"into":[39,86],"more":[40],"devices":[41],"than":[42],"originally":[43],"licensed":[44],"remains":[45],"major":[47],"concern":[48],"owners.":[51],"In":[52],"this":[53],"paper":[54],"we":[55],"present":[56,110],"secure":[60,116],"exchange":[62],"configuration":[64],"based":[65],"on":[66,120],"Dynamic":[68],"Partial":[69],"Reconfiguration":[70],"(DPR)":[71],"feature":[72],"Xilinx":[74,122],"FPGAs.":[75],"Our":[76],"system":[77],"deploys":[78],"DPR":[79],"to":[80,102],"integrate":[81],"encrypted":[82],"hard-macro":[83],"cores":[85,92],"identifiable":[87],"FPGA":[88],"devices.":[89],"These":[90],"are":[93],"configured":[94],"using":[95],"proposed":[97],"partial":[98],"bitstream":[99],"relocation":[100],"technique":[101],"allow":[103],"design":[107],"flow.":[108],"We":[109],"proof-of-concept":[112],"implementation":[113],"internal":[117],"reconfiguration":[118],"engine":[119],"Virtex-6":[123],"FPGA.":[124]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}