{"id":"https://openalex.org/W2059801792","doi":"https://doi.org/10.1109/reconfig.2013.6732327","title":"RALP: Reconvergence-aware layer partitioning for 3D FPGAs","display_name":"RALP: Reconvergence-aware layer partitioning for 3D FPGAs","publication_year":2013,"publication_date":"2013-12-01","ids":{"openalex":"https://openalex.org/W2059801792","doi":"https://doi.org/10.1109/reconfig.2013.6732327","mag":"2059801792"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2013.6732327","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2013.6732327","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100669228","display_name":"Qingyu Liu","orcid":"https://orcid.org/0000-0003-1487-7682"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Qingyu Liu","raw_affiliation_strings":["Department of Computer Science and Technology, Tsinghua University, Beijing, China","Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102025379","display_name":"Yuchun Ma","orcid":"https://orcid.org/0000-0003-3160-6681"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuchun Ma","raw_affiliation_strings":["Department of Computer Science and Technology, Tsinghua University, Beijing, China","Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100445061","display_name":"Yu Wang","orcid":"https://orcid.org/0000-0001-6108-5157"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yu Wang","raw_affiliation_strings":["Department of Electronic and Engineer, Tsinghua University, Beijing, China","Dept. of Electron. & Eng., Tsinghua Univ., Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Engineer, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Dept. of Electron. & Eng., Tsinghua Univ., Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057940557","display_name":"Wayne Luk","orcid":"https://orcid.org/0000-0002-6750-927X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Wayne Luk","raw_affiliation_strings":["Imperial College, United Kingdom","#N#Imperial College London, London, UK"],"affiliations":[{"raw_affiliation_string":"Imperial College, United Kingdom","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"#N#Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034755987","display_name":"Jinian Bian","orcid":"https://orcid.org/0000-0002-4322-1503"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinian Bian","raw_affiliation_strings":["Department of Computer Science and Technology, Tsinghua University, Beijing, China","Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5100669228"],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":0.2365,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.61097641,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"24","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8387442827224731},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7618128061294556},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.7441321611404419},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6344612240791321},{"id":"https://openalex.org/keywords/estimator","display_name":"Estimator","score":0.5091487765312195},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.48561230301856995},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.4821295738220215},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.4668389558792114},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44260475039482117},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.321880966424942},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.28805267810821533},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10434669256210327}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8387442827224731},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7618128061294556},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.7441321611404419},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6344612240791321},{"id":"https://openalex.org/C185429906","wikidata":"https://www.wikidata.org/wiki/Q1130160","display_name":"Estimator","level":2,"score":0.5091487765312195},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.48561230301856995},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.4821295738220215},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.4668389558792114},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44260475039482117},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.321880966424942},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.28805267810821533},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10434669256210327},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2013.6732327","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2013.6732327","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1987883647","https://openalex.org/W1990313612","https://openalex.org/W2041266765","https://openalex.org/W2078174680","https://openalex.org/W2120970098","https://openalex.org/W2124786677","https://openalex.org/W2137893918","https://openalex.org/W2139109474","https://openalex.org/W2139637699","https://openalex.org/W2143067779","https://openalex.org/W2144853876","https://openalex.org/W2156543482","https://openalex.org/W2170034300","https://openalex.org/W6678412349"],"related_works":["https://openalex.org/W2132668926","https://openalex.org/W2547355295","https://openalex.org/W2042759115","https://openalex.org/W2159053194","https://openalex.org/W1964677779","https://openalex.org/W4318224776","https://openalex.org/W2169510384","https://openalex.org/W2155675690","https://openalex.org/W2099105040","https://openalex.org/W1563562883"],"abstract_inverted_index":{"In":[0,81],"3D":[1,65,100,110],"FPGA":[2,58,101,111],"designs,":[3,157],"the":[4,13,18,21,25,34,67,76,97,131,137],"circuit":[5],"elements":[6],"are":[7],"distributed":[8],"among":[9],"multiple":[10],"layers.":[11],"Therefore,":[12],"partition":[14,106],"strategies":[15],"will":[16],"influence":[17],"optimization":[19],"of":[20,36,78,96],"entire":[22],"design.":[23],"Without":[24],"layout":[26,127],"information,":[27],"it":[28,62],"is":[29,70,113],"quite":[30],"difficult":[31],"to":[32,50,64,75,92,124],"evaluate":[33,93],"effect":[35],"partitioning":[37,120,135],"before":[38,54],"placement.":[39],"As":[40],"a":[41,86],"prior":[42,88],"estimation":[43],"model,":[44],"re-convergence":[45],"has":[46],"shown":[47],"its":[48],"efficiency":[49],"estimate":[51],"wire":[52,94,150,159],"length":[53,95,151,160],"placement":[55],"in":[56,99],"2D":[57],"designs.":[59,102,166],"However,":[60],"when":[61],"comes":[63],"FPGA,":[66],"traditional":[68,132],"method":[69],"no":[71],"longer":[72],"applicable":[73],"due":[74],"change":[77],"routing":[79,145],"architecture.":[80],"this":[82],"paper,":[83],"we":[84],"propose":[85],"novel":[87],"estimator":[89],"called":[90],"3D-reconvergence":[91],"netlists":[98],"A":[103],"reconvergence-aware":[104],"layer":[105],"(RALP)":[107],"algorithm":[108],"for":[109,155,164],"design":[112,138],"proposed.":[114],"Experimental":[115],"results":[116,146],"show":[117],"that":[118],"our":[119],"approach":[121],"could":[122],"lead":[123],"better":[125,144],"physical":[126],"results.":[128],"Compared":[129],"with":[130,140],"min-cut":[133],"based":[134],"approach,":[136],"flow":[139],"RALP":[141],"can":[142],"obtain":[143],"by":[147],"reducing":[148],"7.06%":[149],"and":[152,161],"4.86%":[153],"delay":[154,163],"2-layer":[156],"4.71%":[158],"4.73%":[162],"3-layer":[165]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}