{"id":"https://openalex.org/W2032356616","doi":"https://doi.org/10.1109/reconfig.2013.6732295","title":"FPGA prototyping of large reconfigurable ADPLL network for distributed clock generation","display_name":"FPGA prototyping of large reconfigurable ADPLL network for distributed clock generation","publication_year":2013,"publication_date":"2013-12-01","ids":{"openalex":"https://openalex.org/W2032356616","doi":"https://doi.org/10.1109/reconfig.2013.6732295","mag":"2032356616"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2013.6732295","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2013.6732295","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal.sorbonne-universite.fr/hal-01053762","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100898555","display_name":"Chuan Shan","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]},{"id":"https://openalex.org/I4210159731","display_name":"LIP6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Chuan Shan","raw_affiliation_strings":["Laboratoire d\u2019 informatique de Paris 6 (LIP6), University of Pierre and Marie Curie (UPMC), Paris, France","Lab. d'Inf. de Paris 6 (LIP6), Univ. of Pierre & Marie Curie (UPMC), Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire d\u2019 informatique de Paris 6 (LIP6), University of Pierre and Marie Curie (UPMC), Paris, France","institution_ids":["https://openalex.org/I39804081","https://openalex.org/I4210159731"]},{"raw_affiliation_string":"Lab. d'Inf. de Paris 6 (LIP6), Univ. of Pierre & Marie Curie (UPMC), Paris, France","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000777718","display_name":"Eldar Zianbetov","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]},{"id":"https://openalex.org/I4210159731","display_name":"LIP6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Eldar Zianbetov","raw_affiliation_strings":["Laboratoire d\u2019 informatique de Paris 6 (LIP6), University of Pierre and Marie Curie (UPMC), Paris, France","Lab. d'Inf. de Paris 6 (LIP6), Univ. of Pierre & Marie Curie (UPMC), Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire d\u2019 informatique de Paris 6 (LIP6), University of Pierre and Marie Curie (UPMC), Paris, France","institution_ids":["https://openalex.org/I39804081","https://openalex.org/I4210159731"]},{"raw_affiliation_string":"Lab. d'Inf. de Paris 6 (LIP6), Univ. of Pierre & Marie Curie (UPMC), Paris, France","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109635311","display_name":"Weiqiang Yu","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]},{"id":"https://openalex.org/I4210159731","display_name":"LIP6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Weiqiang Yu","raw_affiliation_strings":["Laboratoire d\u2019 informatique de Paris 6 (LIP6), University of Pierre and Marie Curie (UPMC), Paris, France","Lab. d'Inf. de Paris 6 (LIP6), Univ. of Pierre & Marie Curie (UPMC), Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire d\u2019 informatique de Paris 6 (LIP6), University of Pierre and Marie Curie (UPMC), Paris, France","institution_ids":["https://openalex.org/I39804081","https://openalex.org/I4210159731"]},{"raw_affiliation_string":"Lab. d'Inf. de Paris 6 (LIP6), Univ. of Pierre & Marie Curie (UPMC), Paris, France","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112858873","display_name":"Fran\u00e7ois Anceau","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]},{"id":"https://openalex.org/I4210159731","display_name":"LIP6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Francois Anceau","raw_affiliation_strings":["Laboratoire d\u2019 informatique de Paris 6 (LIP6), University of Pierre and Marie Curie (UPMC), Paris, France","Lab. d'Inf. de Paris 6 (LIP6), Univ. of Pierre & Marie Curie (UPMC), Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire d\u2019 informatique de Paris 6 (LIP6), University of Pierre and Marie Curie (UPMC), Paris, France","institution_ids":["https://openalex.org/I39804081","https://openalex.org/I4210159731"]},{"raw_affiliation_string":"Lab. d'Inf. de Paris 6 (LIP6), Univ. of Pierre & Marie Curie (UPMC), Paris, France","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073233302","display_name":"Olivier Billoint","orcid":null},"institutions":[{"id":"https://openalex.org/I2738703131","display_name":"Commissariat \u00e0 l'\u00c9nergie Atomique et aux \u00c9nergies Alternatives","ror":"https://ror.org/00jjx8s55","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131"]},{"id":"https://openalex.org/I3020098449","display_name":"CEA Grenoble","ror":"https://ror.org/02mg6n827","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I3020098449"]},{"id":"https://openalex.org/I4210150049","display_name":"Laboratoire d'\u00c9lectronique des Technologies de l'Information","ror":"https://ror.org/04mf0wv34","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I4210117989","https://openalex.org/I4210150049"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Olivier Billoint","raw_affiliation_strings":["CEA-LETI, Grenoble, France","LETI, CEA, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CEA-LETI, Grenoble, France","institution_ids":["https://openalex.org/I2738703131","https://openalex.org/I3020098449","https://openalex.org/I4210150049"]},{"raw_affiliation_string":"LETI, CEA, Grenoble, France","institution_ids":["https://openalex.org/I2738703131","https://openalex.org/I3020098449","https://openalex.org/I4210150049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032777255","display_name":"Dimitri Galayko","orcid":"https://orcid.org/0000-0002-7056-7489"},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]},{"id":"https://openalex.org/I4210159731","display_name":"LIP6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Dimitri Galayko","raw_affiliation_strings":["Laboratoire d\u2019 informatique de Paris 6 (LIP6), University of Pierre and Marie Curie (UPMC), Paris, France","Lab. d'Inf. de Paris 6 (LIP6), Univ. of Pierre & Marie Curie (UPMC), Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire d\u2019 informatique de Paris 6 (LIP6), University of Pierre and Marie Curie (UPMC), Paris, France","institution_ids":["https://openalex.org/I39804081","https://openalex.org/I4210159731"]},{"raw_affiliation_string":"Lab. d'Inf. de Paris 6 (LIP6), Univ. of Pierre & Marie Curie (UPMC), Paris, France","institution_ids":["https://openalex.org/I39804081"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.9178412556648254},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8139554262161255},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.694678783416748},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.6918105483055115},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.5874696373939514},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.5589832663536072},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.539801836013794},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.4772217869758606},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.42423659563064575},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.4237847328186035},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.37411296367645264},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35948121547698975},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33854082226753235},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18229442834854126},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.17431992292404175},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.07383456826210022}],"concepts":[{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.9178412556648254},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8139554262161255},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.694678783416748},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.6918105483055115},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.5874696373939514},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.5589832663536072},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.539801836013794},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.4772217869758606},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.42423659563064575},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.4237847328186035},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.37411296367645264},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35948121547698975},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33854082226753235},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18229442834854126},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.17431992292404175},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.07383456826210022},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/reconfig.2013.6732295","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2013.6732295","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.636.274","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.636.274","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://hal.upmc.fr/docs/01/05/37/62/PDF/bare_conf_v5.pdf","raw_type":"text"},{"id":"pmh:oai:HAL:hal-01053762v1","is_oa":true,"landing_page_url":"https://hal.sorbonne-universite.fr/hal-01053762","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Reconfigurable Computing and FPGAs (ReConFig), 2013 International Conference on, Dec 2013, Cancun, Mexico. pp.1 - 6, ⟨10.1109/ReConFig.2013.6732295⟩","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-01053762v1","is_oa":true,"landing_page_url":"https://hal.sorbonne-universite.fr/hal-01053762","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Reconfigurable Computing and FPGAs (ReConFig), 2013 International Conference on, Dec 2013, Cancun, Mexico. pp.1 - 6, ⟨10.1109/ReConFig.2013.6732295⟩","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"score":0.5699999928474426,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1858411388","https://openalex.org/W2026006738","https://openalex.org/W2037306258","https://openalex.org/W2097242029","https://openalex.org/W2108185796","https://openalex.org/W2111991111","https://openalex.org/W2118232269"],"related_works":["https://openalex.org/W2147289961","https://openalex.org/W2389820945","https://openalex.org/W1596690381","https://openalex.org/W2127892766","https://openalex.org/W2392383039","https://openalex.org/W2144402314","https://openalex.org/W2559451387","https://openalex.org/W2090213929","https://openalex.org/W3199387640","https://openalex.org/W2109520798"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4],"an":[5],"FPGA":[6],"modelling":[7],"of":[8,29,58,69,75,124],"a":[9,30,70],"distributed":[10,43],"and":[11,32,66,97,119,126],"synchronized":[12,109],"clock":[13,17,44],"generation":[14,45],"for":[15,41,128],"different":[16,93,129],"domains":[18],"based":[19],"on":[20,50],"coupled":[21,76],"all-digital":[22],"phase":[23],"locked":[24],"loops":[25],"(ADPLLs).":[26],"An":[27],"implementation":[28],"programmable":[31],"reconfigurable":[33],"10":[34,88],"\u00d710":[35],"ADPLL":[36],"network":[37,74,125],"is":[38,103],"described,":[39],"designed":[40],"prototyping":[42],"in":[46],"large":[47],"synchronous":[48],"system":[49],"chip":[51],"(SoC).":[52],"The":[53],"paper":[54],"emphasizes":[55],"the":[56,107,121],"reconfigurability":[57],"proposed":[59],"system,":[60],"which":[61],"allows":[62],"exploiting":[63],"stability":[64],"issues":[65],"nonlinear":[67],"behavior":[68],"N":[71],"\u00d7":[72,85,89],"M":[73],"oscillators":[77],"(the":[78],"dimension":[79],"can":[80],"be":[81],"configured":[82],"from":[83],"1":[84,86],"to":[87],"10).":[90],"Configurations":[91],"with":[92],"parameters":[94,118],"are":[95],"compared":[96],"analyzed.":[98],"A":[99],"dynamic":[100],"setup":[101],"mechanism":[102],"proposed,":[104],"allowing":[105],"selecting":[106],"desired":[108],"state.":[110],"Experimental":[111],"results":[112],"validate":[113],"theoretical":[114],"analysis":[115],"about":[116],"circuit":[117],"demonstrate":[120],"global":[122],"synchronization":[123],"performance":[127],"configurations.":[130]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}