{"id":"https://openalex.org/W2019011842","doi":"https://doi.org/10.1109/reconfig.2013.6732290","title":"Extracting memory-level parallelism through reconfigurable hardware traces","display_name":"Extracting memory-level parallelism through reconfigurable hardware traces","publication_year":2013,"publication_date":"2013-12-01","ids":{"openalex":"https://openalex.org/W2019011842","doi":"https://doi.org/10.1109/reconfig.2013.6732290","mag":"2019011842"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2013.6732290","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2013.6732290","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103089428","display_name":"Mingjie Lin","orcid":"https://orcid.org/0000-0002-8220-962X"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]},{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN","US"],"is_corresponding":true,"raw_author_name":"Mingjie Lin","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China","University of Central Florida, Orlando, United States"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]},{"raw_affiliation_string":"University of Central Florida, Orlando, United States","institution_ids":["https://openalex.org/I106165777"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022309704","display_name":"Shaoyi Cheng","orcid":null},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]},{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]},{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]}],"countries":["CN","US"],"is_corresponding":false,"raw_author_name":"Shaoyi Cheng","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China","University of California, Berkeley, Berkeley, United States"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]},{"raw_affiliation_string":"University of California, Berkeley, Berkeley, United States","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044520704","display_name":"John Wawrzynek","orcid":"https://orcid.org/0009-0003-1466-4553"},"institutions":[{"id":"https://openalex.org/I52357470","display_name":"The Ohio State University","ror":"https://ror.org/00rs6vg23","country_code":"US","type":"education","lineage":["https://openalex.org/I52357470"]},{"id":"https://openalex.org/I117895437","display_name":"National Instruments (Ireland)","ror":"https://ror.org/03b4j0710","country_code":"IE","type":"company","lineage":["https://openalex.org/I117895437","https://openalex.org/I4210117810","https://openalex.org/I4210124763"]}],"countries":["IE","US"],"is_corresponding":false,"raw_author_name":"John Wawrzynek","raw_affiliation_strings":["Dept. of Computer and Information Science, Ohio State University, Columbus, OH, USA","National Instruments (Ireland), Dublin, Ireland"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer and Information Science, Ohio State University, Columbus, OH, USA","institution_ids":["https://openalex.org/I52357470"]},{"raw_affiliation_string":"National Instruments (Ireland), Dublin, Ireland","institution_ids":["https://openalex.org/I117895437"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5103089428"],"corresponding_institution_ids":["https://openalex.org/I106165777","https://openalex.org/I19820366","https://openalex.org/I4210090176"],"apc_list":null,"apc_paid":null,"fwci":0.3152,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.59200071,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"0","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8422375917434692},{"id":"https://openalex.org/keywords/microblaze","display_name":"MicroBlaze","score":0.830260157585144},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.7376942038536072},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5980449318885803},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5661511421203613},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5505634546279907},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4986145496368408},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48692786693573},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.4582139849662781},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38734719157218933},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3811088800430298}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8422375917434692},{"id":"https://openalex.org/C2777575374","wikidata":"https://www.wikidata.org/wiki/Q1644704","display_name":"MicroBlaze","level":3,"score":0.830260157585144},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.7376942038536072},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5980449318885803},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5661511421203613},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5505634546279907},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4986145496368408},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48692786693573},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.4582139849662781},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38734719157218933},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3811088800430298},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2013.6732290","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2013.6732290","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8600000143051147}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1686420892","https://openalex.org/W1978507093","https://openalex.org/W1982205631","https://openalex.org/W2089131124","https://openalex.org/W2101134669","https://openalex.org/W2293916051","https://openalex.org/W4232576303","https://openalex.org/W4238089251","https://openalex.org/W4285719527","https://openalex.org/W6637151178","https://openalex.org/W6697360480"],"related_works":["https://openalex.org/W2291943064","https://openalex.org/W2376312311","https://openalex.org/W2166107669","https://openalex.org/W2354823813","https://openalex.org/W2154961667","https://openalex.org/W2209727271","https://openalex.org/W2113902926","https://openalex.org/W2027176516","https://openalex.org/W2001957815","https://openalex.org/W1967938402"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,30,90,95,100,105,149,168,172],"new":[4],"FPGA-based":[5],"embedded":[6,92,140],"computer":[7],"architecture,":[8,87],"which":[9],"focuses":[10],"on":[11,29,108,118],"how":[12],"to":[13,137,148,167],"construct":[14],"an":[15],"application-specific":[16],"memory":[17,37,64],"access":[18],"network":[19],"capable":[20],"of":[21,26,43],"extracting":[22,74],"the":[23,41,53,75,138,155],"maximum":[24],"amount":[25],"memory-level":[27,81],"parallelism":[28],"per-application":[31],"basis.":[32],"Specifically,":[33],"through":[34],"performing":[35],"dynamic":[36],"analysis":[38],"and":[39,51,66,80,104,126,143],"utilizing":[40],"capabilities":[42],"modern":[44],"FPGA":[45],"devices:":[46],"abundant":[47],"distributed":[48],"block":[49],"RAMs":[50],"programmability,":[52],"proposed":[54,86,130,156],"reconfigurable":[55],"architecture":[56,131],"synthesizes":[57],"highly":[58],"efficient":[59],"accelerators":[60],"that":[61,117],"enable":[62],"parallelized":[63],"accesses,":[65],"therefore":[67],"accomplish":[68],"effective":[69],"data":[70],"orchestration":[71],"by":[72],"maximally":[73],"target":[76],"application's":[77],"instruction,":[78],"loop":[79],"parallelism.":[82],"To":[83],"validate":[84],"our":[85,129],"we":[88],"implemented":[89],"baseline":[91,139],"processor":[93,141],"platform,":[94],"conventional":[96,150,169],"CPU":[97],"+accelerator":[98],"with":[99,171],"centralized":[101,173],"single":[102],"memory,":[103],"prototype":[106],"based":[107],"Xilinx":[109],"MicroBlaze":[110],"technology.":[111],"Our":[112],"experimental":[113],"results":[114],"have":[115],"shown":[116],"average":[119],"for":[120],"5":[121],"benchmark":[122],"applications":[123],"from":[124],"SPEC2006":[125],"MiBench":[127],"[1],":[128],"achieves":[132,158],"8.6":[133],"times":[134,145],"speedup":[135,146],"compared":[136,147,166],"platform":[142,157],"1.7":[144],"CPU+accelcrator":[151],"platform.":[152],"More":[153],"interestingly,":[154],"more":[159],"than":[160],"40%":[161],"reduction":[162],"in":[163],"energy-delay":[164],"product":[165],"CPU+accelerator":[170],"memory.":[174]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}