{"id":"https://openalex.org/W2020019778","doi":"https://doi.org/10.1109/reconfig.2013.6732272","title":"Automated design flow for no-cost configuration error detection in sram-based FPGAs","display_name":"Automated design flow for no-cost configuration error detection in sram-based FPGAs","publication_year":2013,"publication_date":"2013-12-01","ids":{"openalex":"https://openalex.org/W2020019778","doi":"https://doi.org/10.1109/reconfig.2013.6732272","mag":"2020019778"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2013.6732272","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2013.6732272","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111846347","display_name":"M. Ben Jrad","orcid":null},"institutions":[{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"M. Ben Jrad","raw_affiliation_strings":["Univ. Grenoble Alpes, FRANCE","TIMA, Univ. Grenoble-Alpes, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"Univ. Grenoble Alpes, FRANCE","institution_ids":["https://openalex.org/I899635006"]},{"raw_affiliation_string":"TIMA, Univ. Grenoble-Alpes, Grenoble, France","institution_ids":["https://openalex.org/I899635006"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007953332","display_name":"R. Leveugle","orcid":"https://orcid.org/0000-0001-8664-412X"},"institutions":[{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"R. Leveugle","raw_affiliation_strings":["Univ. Grenoble Alpes, FRANCE","TIMA, Univ. Grenoble-Alpes, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"Univ. Grenoble Alpes, FRANCE","institution_ids":["https://openalex.org/I899635006"]},{"raw_affiliation_string":"TIMA, Univ. Grenoble-Alpes, Grenoble, France","institution_ids":["https://openalex.org/I899635006"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5111846347"],"corresponding_institution_ids":["https://openalex.org/I899635006"],"apc_list":null,"apc_paid":null,"fwci":0.2404,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.60128886,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8235458135604858},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8105234503746033},{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.7657890319824219},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6987850666046143},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.6578896641731262},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6293137669563293},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.6041070222854614},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5961225032806396},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5523383617401123},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.48893991112709045},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.4523117244243622},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4411105513572693},{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.43433618545532227},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3985104560852051},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39191585779190063},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16183879971504211},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.1554919183254242},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08154353499412537}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8235458135604858},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8105234503746033},{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.7657890319824219},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6987850666046143},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.6578896641731262},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6293137669563293},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.6041070222854614},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5961225032806396},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5523383617401123},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.48893991112709045},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.4523117244243622},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4411105513572693},{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.43433618545532227},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3985104560852051},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39191585779190063},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16183879971504211},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.1554919183254242},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08154353499412537},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/reconfig.2013.6732272","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2013.6732272","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-00963336v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00963336","pdf_url":null,"source":{"id":"https://openalex.org/S4406922461","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"International Conference on ReConFigurable Computing and FPGAs (ReConFig' 13), Dec 2013, Cancun, Mexico. pp.1-6, ⟨10.1109/ReConFig.2013.6732272⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320337392","display_name":"Division of Electrical, Communications and Cyber Systems","ror":"https://ror.org/01krpsy48"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1965315449","https://openalex.org/W1970885193","https://openalex.org/W2037126791","https://openalex.org/W2039188166","https://openalex.org/W2107969973","https://openalex.org/W2120034842","https://openalex.org/W2135743241","https://openalex.org/W2137235679","https://openalex.org/W2148423020","https://openalex.org/W2152652532","https://openalex.org/W2169348939","https://openalex.org/W2171823768","https://openalex.org/W2539451024","https://openalex.org/W4237252402","https://openalex.org/W4240833370"],"related_works":["https://openalex.org/W2995137536","https://openalex.org/W1749592617","https://openalex.org/W2537369590","https://openalex.org/W2116473596","https://openalex.org/W203374064","https://openalex.org/W2007710086","https://openalex.org/W2009789143","https://openalex.org/W2126481660","https://openalex.org/W2068711101","https://openalex.org/W3182233882"],"abstract_inverted_index":{"Soft":[0],"errors":[1,76],"in":[2,32,40,63,77],"the":[3,55,78,94,114],"configuration":[4,79],"memory":[5],"of":[6,74],"SRAM-based":[7],"FPGAs":[8],"cause":[9],"significant":[10],"and":[11,58,69,99,108,119],"remanent":[12],"application":[13],"disturbances.":[14],"However,":[15],"classical":[16],"mitigation":[17],"techniques":[18],"based":[19,36],"on":[20,37,88,106],"massive":[21],"redundancy":[22,39],"are":[23,91,123],"too":[24],"costly":[25],"for":[26,67],"most":[27],"applications.":[28],"The":[29,72,110],"method":[30],"presented":[31],"this":[33],"paper":[34],"is":[35,52,80],"selective":[38],"partially":[41],"used":[42],"LUTs.":[43],"It":[44],"can":[45],"be":[46],"applied":[47],"so":[48],"that":[49],"no":[50,104],"hardware":[51],"added":[53],"at":[54],"system":[56],"level":[57],"it":[59],"has":[60],"been":[61],"automated":[62],"standard":[64],"design":[65],"flows":[66],"Xilinx":[68],"Altera":[70],"families.":[71],"detection":[73],"soft":[75],"performed":[81],"within":[82],"one":[83],"clock":[84],"period.":[85],"Experimental":[86],"results":[87],"benchmark":[89],"implementations":[90],"discussed,":[92],"showing":[93],"good":[95],"ratio":[96],"between":[97,112],"coverage":[98],"block-level":[100],"overheads,":[101],"with":[102],"almost":[103],"impact":[105],"power":[107],"delay.":[109],"differences":[111],"applying":[113],"approach":[115],"to":[116],"Virtex":[117],"V":[118],"Stratix":[120],"IV":[121],"devices":[122],"also":[124],"discussed.":[125]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-03-28T08:17:26.163206","created_date":"2025-10-10T00:00:00"}