{"id":"https://openalex.org/W2075360295","doi":"https://doi.org/10.1109/reconfig.2013.6732264","title":"A restricted dynamically reconfigurable architecture for low power processors","display_name":"A restricted dynamically reconfigurable architecture for low power processors","publication_year":2013,"publication_date":"2013-12-01","ids":{"openalex":"https://openalex.org/W2075360295","doi":"https://doi.org/10.1109/reconfig.2013.6732264","mag":"2075360295"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2013.6732264","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2013.6732264","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009210051","display_name":"Takeshi Hirao","orcid":null},"institutions":[{"id":"https://openalex.org/I205349734","display_name":"Hokkaido University","ror":"https://ror.org/02e16g702","country_code":"JP","type":"education","lineage":["https://openalex.org/I205349734"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Takeshi Hirao","raw_affiliation_strings":["Hokkaido University, Graduate School of Information Science and Technology, Sapporo, Hokkaido, Japan","Grad. Sch. of Inf. Sci. & Technol., Hokkaido Univ., Sapporo, Japan"],"affiliations":[{"raw_affiliation_string":"Hokkaido University, Graduate School of Information Science and Technology, Sapporo, Hokkaido, Japan","institution_ids":["https://openalex.org/I205349734"]},{"raw_affiliation_string":"Grad. Sch. of Inf. Sci. & Technol., Hokkaido Univ., Sapporo, Japan","institution_ids":["https://openalex.org/I205349734"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016072935","display_name":"Dahoo Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I205349734","display_name":"Hokkaido University","ror":"https://ror.org/02e16g702","country_code":"JP","type":"education","lineage":["https://openalex.org/I205349734"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Dahoo Kim","raw_affiliation_strings":["Hokkaido University, Graduate School of Information Science and Technology, Sapporo, Hokkaido, Japan","Grad. Sch. of Inf. Sci. & Technol., Hokkaido Univ., Sapporo, Japan"],"affiliations":[{"raw_affiliation_string":"Hokkaido University, Graduate School of Information Science and Technology, Sapporo, Hokkaido, Japan","institution_ids":["https://openalex.org/I205349734"]},{"raw_affiliation_string":"Grad. Sch. of Inf. Sci. & Technol., Hokkaido Univ., Sapporo, Japan","institution_ids":["https://openalex.org/I205349734"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024453014","display_name":"Itaru Hida","orcid":null},"institutions":[{"id":"https://openalex.org/I205349734","display_name":"Hokkaido University","ror":"https://ror.org/02e16g702","country_code":"JP","type":"education","lineage":["https://openalex.org/I205349734"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Itaru Hida","raw_affiliation_strings":["Hokkaido University, Graduate School of Information Science and Technology, Sapporo, Hokkaido, Japan","Grad. Sch. of Inf. Sci. & Technol., Hokkaido Univ., Sapporo, Japan"],"affiliations":[{"raw_affiliation_string":"Hokkaido University, Graduate School of Information Science and Technology, Sapporo, Hokkaido, Japan","institution_ids":["https://openalex.org/I205349734"]},{"raw_affiliation_string":"Grad. Sch. of Inf. Sci. & Technol., Hokkaido Univ., Sapporo, Japan","institution_ids":["https://openalex.org/I205349734"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080170293","display_name":"Tetsuya Asai","orcid":"https://orcid.org/0000-0003-1158-9810"},"institutions":[{"id":"https://openalex.org/I205349734","display_name":"Hokkaido University","ror":"https://ror.org/02e16g702","country_code":"JP","type":"education","lineage":["https://openalex.org/I205349734"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tetsuya Asai","raw_affiliation_strings":["Hokkaido University, Graduate School of Information Science and Technology, Sapporo, Hokkaido, Japan","Grad. Sch. of Inf. Sci. & Technol., Hokkaido Univ., Sapporo, Japan"],"affiliations":[{"raw_affiliation_string":"Hokkaido University, Graduate School of Information Science and Technology, Sapporo, Hokkaido, Japan","institution_ids":["https://openalex.org/I205349734"]},{"raw_affiliation_string":"Grad. Sch. of Inf. Sci. & Technol., Hokkaido Univ., Sapporo, Japan","institution_ids":["https://openalex.org/I205349734"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089388923","display_name":"Masato Motomura","orcid":"https://orcid.org/0000-0003-1543-1252"},"institutions":[{"id":"https://openalex.org/I205349734","display_name":"Hokkaido University","ror":"https://ror.org/02e16g702","country_code":"JP","type":"education","lineage":["https://openalex.org/I205349734"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masato Motomura","raw_affiliation_strings":["Hokkaido University, Graduate School of Information Science and Technology, Sapporo, Hokkaido, Japan","Grad. Sch. of Inf. Sci. & Technol., Hokkaido Univ., Sapporo, Japan"],"affiliations":[{"raw_affiliation_string":"Hokkaido University, Graduate School of Information Science and Technology, Sapporo, Hokkaido, Japan","institution_ids":["https://openalex.org/I205349734"]},{"raw_affiliation_string":"Grad. Sch. of Inf. Sci. & Technol., Hokkaido Univ., Sapporo, Japan","institution_ids":["https://openalex.org/I205349734"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5009210051"],"corresponding_institution_ids":["https://openalex.org/I205349734"],"apc_list":null,"apc_paid":null,"fwci":0.633,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.70964686,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"113","issue":"221","first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.9533042907714844},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.815309464931488},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7563667297363281},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6378777623176575},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.5523074269294739},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.523184597492218},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4994080066680908},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4901030957698822},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.47737976908683777},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4726475775241852},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.46949365735054016},{"id":"https://openalex.org/keywords/control-flow","display_name":"Control flow","score":0.44340577721595764},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.42122653126716614},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.4104747176170349},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3458367586135864},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.32105302810668945},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15299847722053528}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.9533042907714844},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.815309464931488},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7563667297363281},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6378777623176575},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.5523074269294739},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.523184597492218},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4994080066680908},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4901030957698822},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.47737976908683777},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4726475775241852},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.46949365735054016},{"id":"https://openalex.org/C160191386","wikidata":"https://www.wikidata.org/wiki/Q868299","display_name":"Control flow","level":2,"score":0.44340577721595764},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.42122653126716614},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.4104747176170349},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3458367586135864},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.32105302810668945},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15299847722053528},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/reconfig.2013.6732264","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2013.6732264","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},{"id":"mag:2742172145","is_oa":false,"landing_page_url":"https://www.ieice.org/ken/paper/20130918JB56/eng/","pdf_url":null,"source":{"id":"https://openalex.org/S4306512848","display_name":"IEICE Technical Report; IEICE Tech. Rep.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":"IEICE Technical Report; IEICE Tech. Rep.","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W76676337","https://openalex.org/W2009997678","https://openalex.org/W2100149422","https://openalex.org/W2129192659","https://openalex.org/W2167293499","https://openalex.org/W3004531124","https://openalex.org/W3092098238","https://openalex.org/W6603128853"],"related_works":["https://openalex.org/W2119527718","https://openalex.org/W2070693700","https://openalex.org/W2158030625","https://openalex.org/W1921751656","https://openalex.org/W102726818","https://openalex.org/W2729843024","https://openalex.org/W2078880479","https://openalex.org/W2150304668","https://openalex.org/W37969803","https://openalex.org/W1887556625"],"abstract_inverted_index":{"Reconfigurable":[0],"processors":[1,15],"have":[2,102],"widely":[3],"attracted":[4],"attention":[5],"as":[6],"an":[7],"approach":[8],"to":[9,23,94,111,118],"realize":[10],"high-performance":[11],"and":[12,68],"highly":[13],"energy-efficient":[14],"that":[16,44,104],"map":[17],"a":[18,24,32,51,119],"target":[19],"program's":[20],"hot":[21],"path":[22],"reconfigurable":[25],"datapath.":[26,96],"In":[27],"this":[28],"paper,":[29],"we":[30],"propose":[31],"Control-Flow":[33],"Driven":[34],"Data-Flow":[35],"Switching":[36],"(CDDS)":[37],"variable":[38],"datapath":[39],"architecture":[40,57,87],"for":[41],"embedded":[42],"applications":[43],"demand":[45],"extremely":[46],"low":[47,69],"power":[48],"consumption":[49,71],"in":[50],"wide":[52],"range":[53],"of":[54,76],"uses.":[55],"This":[56],"is":[58],"characterized":[59],"by":[60,72,88],"following":[61],"two":[62],"features:":[63],"(1)":[64],"achieving":[65],"both":[66],"flexibility":[67],"energy":[70],"limiting":[73],"the":[74,77,85,90,95,105,114],"scope":[75],"dynamic":[78],"reconfiguration,":[79],"(2)":[80],"realizing":[81],"smooth":[82],"migration":[83],"from":[84],"existing":[86,91],"mapping":[89],"instruction":[92],"sequence":[93],"Preliminary":[97],"evaluation":[98],"on":[99],"small":[100],"programs":[101],"revealed":[103],"CDDS":[106],"accelerator":[107],"achieves":[108],"approximately":[109],"3":[110],"6":[112],"times":[113],"performance/power":[115],"improvements,":[116],"compared":[117],"base":[120],"processor.":[121]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}