{"id":"https://openalex.org/W2092299033","doi":"https://doi.org/10.1109/reconfig.2012.6416786","title":"SPREX: A soft processor with Runahead execution","display_name":"SPREX: A soft processor with Runahead execution","publication_year":2012,"publication_date":"2012-12-01","ids":{"openalex":"https://openalex.org/W2092299033","doi":"https://doi.org/10.1109/reconfig.2012.6416786","mag":"2092299033"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2012.6416786","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2012.6416786","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on Reconfigurable Computing and FPGAs","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051051452","display_name":"Kaveh Aasaraai","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Kaveh Aasaraai","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Toronto, Toronto, ONT, Canada","[Electrical & Computer Engineering Department, University of Toronto, Toronto, ON, Canada]"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"[Electrical & Computer Engineering Department, University of Toronto, Toronto, ON, Canada]","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072544251","display_name":"Andreas Moshovos","orcid":"https://orcid.org/0000-0001-7768-367X"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Andreas Moshovos","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Toronto, Toronto, ONT, Canada","[Electrical & Computer Engineering Department, University of Toronto, Toronto, ON, Canada]"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"[Electrical & Computer Engineering Department, University of Toronto, Toronto, ON, Canada]","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5051051452"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.14933483,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8498086333274841},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.7586265802383423},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6569381356239319},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6090866923332214},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5999844074249268},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5995659828186035},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5250149369239807},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4638187289237976},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.44270968437194824},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.438287615776062},{"id":"https://openalex.org/keywords/arm-architecture","display_name":"ARM architecture","score":0.43151214718818665},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4097867012023926},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13763427734375}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8498086333274841},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.7586265802383423},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6569381356239319},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6090866923332214},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5999844074249268},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5995659828186035},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5250149369239807},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4638187289237976},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.44270968437194824},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.438287615776062},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.43151214718818665},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4097867012023926},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13763427734375},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2012.6416786","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2012.6416786","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on Reconfigurable Computing and FPGAs","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1991826962","https://openalex.org/W2019674193","https://openalex.org/W2057939088","https://openalex.org/W2072391395","https://openalex.org/W2100787464","https://openalex.org/W2103744327","https://openalex.org/W2119786518","https://openalex.org/W2125203708","https://openalex.org/W2140967259","https://openalex.org/W2163099178","https://openalex.org/W3147501999","https://openalex.org/W3148811121","https://openalex.org/W3149500279","https://openalex.org/W4232059819","https://openalex.org/W4232096869"],"related_works":["https://openalex.org/W1612076744","https://openalex.org/W2152074211","https://openalex.org/W2126857316","https://openalex.org/W2129019972","https://openalex.org/W3164085601","https://openalex.org/W1522032972","https://openalex.org/W2139962137","https://openalex.org/W2113308450","https://openalex.org/W2389916899","https://openalex.org/W2131429702"],"abstract_inverted_index":{"There":[0],"is":[1,110],"a":[2,17,61,103,141],"growing":[3],"demand":[4],"for":[5,54,99,125],"high-performance":[6],"computation":[7],"cores":[8],"in":[9],"embedded":[10,101],"devices":[11],"built":[12],"over":[13],"reconfigurable":[14,80,92],"hardware.":[15,81],"As":[16],"result,":[18],"various":[19],"soft":[20,39,108],"core":[21],"architecture":[22,41,51,98,137],"techniques":[23,74],"have":[24],"been":[25,114],"proposed,":[26],"each":[27],"targeting":[28],"different":[29],"application":[30],"classes.":[31],"This":[32,82],"work":[33,83,129],"presents":[34],"SPREX,":[35],"an":[36],"FPGA-friendly":[37],"Runahead":[38,107,112,136],"processor":[40,109],"that":[42,85,133],"targets":[43],"applications":[44,56,127],"with":[45],"unstructured":[46],"instruction":[47],"level":[48],"parallelism.":[49],"The":[50],"of":[52,63,72,91,119,122,140],"choice":[53],"such":[55],"has":[57,113],"traditionally":[58],"relied":[59],"on":[60,79,147],"mix":[62],"superscalar,":[64],"out-of-order,":[65],"and":[66,94,105,150],"speculative":[67],"execution.":[68],"Unfortunately,":[69],"the":[70,88,97,100,120,126,134,148],"implementation":[71],"these":[73],"does":[75],"not":[76],"map":[77],"well":[78],"shows":[84],"by":[86,95,145,151],"exploiting":[87],"key":[89],"characteristics":[90],"fabrics,":[93],"tuning":[96],"environment,":[102],"fast":[104],"practical":[106],"viable.":[111],"shown":[115],"to":[116],"offer":[117],"many":[118],"benefits":[121],"conventional":[123],"architectures":[124],"this":[128],"targets.":[130],"We":[131],"show":[132],"proposed":[135],"improves":[138],"performance":[139],"simple":[142],"5-stage":[143],"pipeline":[144],"9%":[146],"average":[149],"as":[152,154],"much":[153],"36%.":[155]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}