{"id":"https://openalex.org/W1994369482","doi":"https://doi.org/10.1109/reconfig.2012.6416775","title":"Keynote 1 \u2014 The once and future FPGA: The confluence of configurable processing and reconfigurable technology","display_name":"Keynote 1 \u2014 The once and future FPGA: The confluence of configurable processing and reconfigurable technology","publication_year":2012,"publication_date":"2012-12-01","ids":{"openalex":"https://openalex.org/W1994369482","doi":"https://doi.org/10.1109/reconfig.2012.6416775","mag":"1994369482"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2012.6416775","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2012.6416775","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on Reconfigurable Computing and FPGAs","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086305302","display_name":"Grant Mart\u00edn","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Grant Martin","raw_affiliation_strings":["Tensilica"],"affiliations":[{"raw_affiliation_string":"Tensilica","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5086305302"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07213791,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9783999919891357,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9783999919891357,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8541184663772583},{"id":"https://openalex.org/keywords/microblaze","display_name":"MicroBlaze","score":0.7670753002166748},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6564047336578369},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5786574482917786},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5170682072639465},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47462499141693115}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8541184663772583},{"id":"https://openalex.org/C2777575374","wikidata":"https://www.wikidata.org/wiki/Q1644704","display_name":"MicroBlaze","level":3,"score":0.7670753002166748},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6564047336578369},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5786574482917786},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5170682072639465},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47462499141693115}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2012.6416775","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2012.6416775","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on Reconfigurable Computing and FPGAs","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5400000214576721,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2376312311","https://openalex.org/W2354823813","https://openalex.org/W2544043553","https://openalex.org/W2546284597","https://openalex.org/W2348562861","https://openalex.org/W2170552397","https://openalex.org/W2540393334","https://openalex.org/W2374381978","https://openalex.org/W2129813201","https://openalex.org/W2348200854"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2],"given.":[3],"We":[4],"want":[5],"to":[6,78],"consider":[7,79],"the":[8,38,100,128],"unification":[9],"of":[10,59,117],"hard":[11],"computing":[12],"resources":[13],"with":[14,48,64,94],"reconfigurable":[15,23],"fabrics.":[16],"This":[17,108],"is":[18,119],"a":[19,115,124],"perennial":[20],"topic":[21],"in":[22,62,67,87],"computing.":[24],"A":[25],"decade":[26],"ago":[27],"we":[28,55,81],"had":[29],"Altera":[30,68],"Excalibur,":[31],"Xilinx":[32,70],"Virtex":[33],"II":[34],"Pro,":[35],"and":[36,51,69,122],"on":[37],"small":[39],"side,":[40],"Stretch.":[41],"Then":[42],"processors":[43,61,86,105],"started":[44],"going":[45],"very":[46],"soft,":[47],"Nios,":[49],"microBlaze":[50],"other":[52],"soft-cores.":[53],"Now":[54],"see":[56],"new":[57,76],"generations":[58],"hardened":[60,65,85,103],"FPGAs,":[63],"ARMs":[66],"devices.":[71],"But":[72],"there":[73],"are":[74],"yet":[75],"opportunities":[77],"if":[80],"look":[82],"at":[83],"application-specific":[84],"FPGAs.":[88],"Specialized":[89],"signal":[90],"processing":[91],"cores":[92],"built":[93],"configurable":[95],"processor":[96],"technology":[97],"can":[98],"complement":[99],"more":[101],"general-purpose":[102],"control":[104],"now":[106],"available.":[107],"talk":[109],"will":[110],"review":[111],"some":[112],"history,":[113],"paint":[114],"picture":[116],"what":[118],"possible":[120],"today,":[121],"peer":[123],"little":[125],"bit":[126],"into":[127],"future.":[129]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}