{"id":"https://openalex.org/W2071880058","doi":"https://doi.org/10.1109/reconfig.2012.6416773","title":"Pragma based parallelization — Trading hardware efficiency for ease of use?","display_name":"Pragma based parallelization — Trading hardware efficiency for ease of use?","publication_year":2012,"publication_date":"2012-12-01","ids":{"openalex":"https://openalex.org/W2071880058","doi":"https://doi.org/10.1109/reconfig.2012.6416773","mag":"2071880058"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2012.6416773","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2012.6416773","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on Reconfigurable Computing and FPGAs","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009852288","display_name":"Tobias Kenter","orcid":"https://orcid.org/0000-0002-5088-0267"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Tobias Kenter","raw_affiliation_strings":["Paderborn Center for Parallel Computing, University of Paderborn, Paderborn, Germany","Paderborn Center for Parallel Computing, University of Paderborn, Paderborn, Germany#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Paderborn Center for Parallel Computing, University of Paderborn, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]},{"raw_affiliation_string":"Paderborn Center for Parallel Computing, University of Paderborn, Paderborn, Germany#TAB#","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082930418","display_name":"Henning Schmitz","orcid":null},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Henning Schmitz","raw_affiliation_strings":["Paderborn Center for Parallel Computing, University of Paderborn, Paderborn, Germany","Paderborn Center for Parallel Computing, University of Paderborn, Paderborn, Germany#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Paderborn Center for Parallel Computing, University of Paderborn, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]},{"raw_affiliation_string":"Paderborn Center for Parallel Computing, University of Paderborn, Paderborn, Germany#TAB#","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039484700","display_name":"Christian Plessl","orcid":"https://orcid.org/0000-0001-5728-9982"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Christian Plessl","raw_affiliation_strings":["Paderborn Center for Parallel Computing, University of Paderborn, Paderborn, Germany","Paderborn Center for Parallel Computing, University of Paderborn, Paderborn, Germany#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Paderborn Center for Parallel Computing, University of Paderborn, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]},{"raw_affiliation_string":"Paderborn Center for Parallel Computing, University of Paderborn, Paderborn, Germany#TAB#","institution_ids":["https://openalex.org/I206945453"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I206945453"],"apc_list":null,"apc_paid":null,"fwci":0.6768,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.70413443,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10627","display_name":"Advanced Image and Video Retrieval Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8412304520606995},{"id":"https://openalex.org/keywords/vectorization","display_name":"Vectorization (mathematics)","score":0.7609140872955322},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.675984799861908},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6675572991371155},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.6060547828674316},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5773156881332397},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.471037894487381},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.45564067363739014},{"id":"https://openalex.org/keywords/obstacle","display_name":"Obstacle","score":0.43393319845199585},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4294905960559845},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.41517969965934753},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.26134970784187317},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.19049331545829773}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8412304520606995},{"id":"https://openalex.org/C41681595","wikidata":"https://www.wikidata.org/wiki/Q7917855","display_name":"Vectorization (mathematics)","level":2,"score":0.7609140872955322},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.675984799861908},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6675572991371155},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.6060547828674316},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5773156881332397},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.471037894487381},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.45564067363739014},{"id":"https://openalex.org/C2776650193","wikidata":"https://www.wikidata.org/wiki/Q264661","display_name":"Obstacle","level":2,"score":0.43393319845199585},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4294905960559845},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.41517969965934753},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.26134970784187317},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.19049331545829773},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2012.6416773","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2012.6416773","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on Reconfigurable Computing and FPGAs","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1996126470","https://openalex.org/W2013156670","https://openalex.org/W2018270886","https://openalex.org/W2054882590","https://openalex.org/W2058733701","https://openalex.org/W2090451013","https://openalex.org/W2104974755","https://openalex.org/W2117248802","https://openalex.org/W2728864642","https://openalex.org/W6740769850"],"related_works":["https://openalex.org/W2566637483","https://openalex.org/W2127324789","https://openalex.org/W3024308452","https://openalex.org/W4244894488","https://openalex.org/W4285390450","https://openalex.org/W2366442643","https://openalex.org/W2090268225","https://openalex.org/W2021715972","https://openalex.org/W75461624","https://openalex.org/W2766828645"],"abstract_inverted_index":{"One":[0],"major":[1],"obstacle":[2],"for":[3,23,35,70,89],"a":[4,30,47,71,80,116],"wide":[5],"spread":[6],"FPGA":[7,137],"usage":[8],"in":[9,96,123],"general-purpose":[10],"computing":[11],"is":[12],"the":[13,40,51,93,111,130],"development":[14,145],"tool":[15],"flow":[16],"that":[17,60,75,88,109],"requires":[18],"much":[19,143],"higher":[20],"effort":[21],"than":[22],"pure":[24],"software":[25,52],"solutions.":[26],"Convey":[27],"Computer":[28],"promises":[29],"solution":[31],"to":[32,44,120],"this":[33,68,90],"problem":[34],"their":[36],"HC-1":[37],"platform,":[38],"where":[39],"FPGAs":[41],"are":[42],"configured":[43],"run":[45],"as":[46],"vector":[48],"processor":[49],"and":[50,79],"source":[53],"code":[54],"can":[55,114,140],"be":[56],"annotated":[57],"with":[58,142],"pragmas":[59],"guide":[61],"an":[62],"automated":[63,94],"vectorization":[64,95],"process.":[65],"We":[66,86],"investigate":[67],"approach":[69],"stereo":[72],"matching":[73],"algorithm":[74],"has":[76],"abundant":[77],"parallelism":[78],"number":[81],"of":[82,125,129],"different":[83],"computational":[84],"patterns.":[85],"note":[87],"case":[91],"study":[92],"its":[97,102],"current":[98],"state":[99],"doesn't":[100],"hold":[101],"productivity":[103],"promise.":[104],"However,":[105],"we":[106],"also":[107],"show":[108],"using":[110],"Vector":[112],"Personality":[113],"yield":[115],"significant":[117],"speedups":[118,133],"compared":[119],"CPU":[121],"implementations":[122],"two":[124],"three":[126],"investigated":[127],"phases":[128],"algorithm.":[131],"Those":[132],"don't":[134],"match":[135],"custom":[136],"implementations,":[138],"but":[139],"come":[141],"reduced":[144],"effort.":[146]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}