{"id":"https://openalex.org/W2076093689","doi":"https://doi.org/10.1109/reconfig.2012.6416760","title":"A memory efficient IPv6 lookup engine on FPGA","display_name":"A memory efficient IPv6 lookup engine on FPGA","publication_year":2012,"publication_date":"2012-12-01","ids":{"openalex":"https://openalex.org/W2076093689","doi":"https://doi.org/10.1109/reconfig.2012.6416760","mag":"2076093689"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2012.6416760","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2012.6416760","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on Reconfigurable Computing and FPGAs","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042573201","display_name":"Da Tong","orcid":"https://orcid.org/0000-0001-6631-4529"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Da Tong","raw_affiliation_strings":["Ming Hsieh Department of Electrical Engineering, University of Southern California, USA","Ming Hsieh Department of Electrical Engineering, University of Southern California ,"],"affiliations":[{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California ,","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045357286","display_name":"Yi-Hua E. Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127325","display_name":"Broadcom (United States)","ror":"https://ror.org/035gt5s03","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127325"]},{"id":"https://openalex.org/I1296127346","display_name":"Broadcom (Israel)","ror":"https://ror.org/01jsrac29","country_code":"IL","type":"company","lineage":["https://openalex.org/I1296127346","https://openalex.org/I4210127325"]}],"countries":["IL","US"],"is_corresponding":false,"raw_author_name":"Yi-Hua E. Yang","raw_affiliation_strings":["Broadcom Corporation, Santa Clara, CA, USA","Broadcom Corp. Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Broadcom Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127325"]},{"raw_affiliation_string":"Broadcom Corp. Santa Clara, CA","institution_ids":["https://openalex.org/I1296127346"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033166029","display_name":"Viktor K. Prasanna","orcid":"https://orcid.org/0000-0002-1609-8589"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Viktor K. Prasanna","raw_affiliation_strings":["Ming Hsieh Department of Electrical Engineering, University of Southern California, USA","Ming Hsieh Department of Electrical Engineering, University of Southern California ,"],"affiliations":[{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California ,","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5042573201"],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":0.2901,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.5780401,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"26","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10651","display_name":"IPv6, Mobility, Handover, Networks, Security","score":0.9258000254631042,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10207","display_name":"Advanced biosensing and bioanalysis techniques","score":0.9138000011444092,"subfield":{"id":"https://openalex.org/subfields/1312","display_name":"Molecular Biology"},"field":{"id":"https://openalex.org/fields/13","display_name":"Biochemistry, Genetics and Molecular Biology"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7996023893356323},{"id":"https://openalex.org/keywords/trie","display_name":"Trie","score":0.6539541482925415},{"id":"https://openalex.org/keywords/routing-table","display_name":"Routing table","score":0.6345118880271912},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.6071114540100098},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6028256416320801},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5620997548103333},{"id":"https://openalex.org/keywords/ipv6","display_name":"IPv6","score":0.5533410310745239},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.507478654384613},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49027612805366516},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46294888854026794},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3811129331588745},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.25300899147987366},{"id":"https://openalex.org/keywords/data-structure","display_name":"Data structure","score":0.21219918131828308},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20375782251358032}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7996023893356323},{"id":"https://openalex.org/C190290938","wikidata":"https://www.wikidata.org/wiki/Q387015","display_name":"Trie","level":3,"score":0.6539541482925415},{"id":"https://openalex.org/C184896649","wikidata":"https://www.wikidata.org/wiki/Q290066","display_name":"Routing table","level":4,"score":0.6345118880271912},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.6071114540100098},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6028256416320801},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5620997548103333},{"id":"https://openalex.org/C84555802","wikidata":"https://www.wikidata.org/wiki/Q2551624","display_name":"IPv6","level":3,"score":0.5533410310745239},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.507478654384613},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49027612805366516},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46294888854026794},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3811129331588745},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.25300899147987366},{"id":"https://openalex.org/C162319229","wikidata":"https://www.wikidata.org/wiki/Q175263","display_name":"Data structure","level":2,"score":0.21219918131828308},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20375782251358032},{"id":"https://openalex.org/C110875604","wikidata":"https://www.wikidata.org/wiki/Q75","display_name":"The Internet","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2012.6416760","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2012.6416760","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on Reconfigurable Computing and FPGAs","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.699999988079071}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1589802961","https://openalex.org/W2108254684","https://openalex.org/W2124571113","https://openalex.org/W2130225994","https://openalex.org/W2132225227","https://openalex.org/W2142269587","https://openalex.org/W2144392888","https://openalex.org/W2147629974","https://openalex.org/W2147900802","https://openalex.org/W2159312398","https://openalex.org/W3148186156","https://openalex.org/W6678569909"],"related_works":["https://openalex.org/W4310731367","https://openalex.org/W1982065671","https://openalex.org/W2523370762","https://openalex.org/W2640654012","https://openalex.org/W2347909313","https://openalex.org/W1992711268","https://openalex.org/W1576318146","https://openalex.org/W2145080546","https://openalex.org/W2464852404","https://openalex.org/W2020966555"],"abstract_inverted_index":{"High-speed":[0],"IP":[1],"lookup":[2,48],"remains":[3],"a":[4,45,131,135],"challenging":[5],"problem":[6],"in":[7,27],"next":[8],"generation":[9],"routers":[10],"due":[11],"to":[12,61,80],"the":[13,63,82,91],"ever":[14],"increasing":[15],"line":[16],"rate":[17],"and":[18,34,76,122],"routing":[19,38,111,116],"table":[20,112],"size.":[21],"The":[22],"evolution":[23],"towards":[24],"IPv6":[25,47,110],"results":[26,88],"long":[28],"prefix":[29,32],"length,":[30],"sparse":[31],"distribution,":[33],"potentially":[35],"very":[36],"large":[37],"tables.":[39],"In":[40],"this":[41],"paper":[42],"we":[43],"propose":[44],"memory-efficient":[46],"engine":[49],"on":[50,64,130],"Field":[51],"Programmable":[52],"Gate":[53],"Array":[54],"(FPGA).":[55],"Static":[56],"data":[57],"structures":[58],"are":[59],"employed":[60],"reduce":[62,94],"chip":[65],"memory":[66,84,95],"requirement.":[67],"We":[68],"design":[69],"two":[70],"novel":[71],"techniques:":[72],"implicit":[73,77],"match":[74,78],"identification":[75],"relay,":[79],"enhance":[81],"overall":[83],"efficiency.":[85],"Our":[86],"experimental":[87],"show":[89],"that":[90],"proposed":[92],"techniques":[93],"usage":[96],"by":[97],"30%.":[98],"Using":[99,118],"our":[100],"architecture,":[101],"state-of-the-art":[102],"FPGA":[103],"devices":[104],"can":[105,127],"support":[106],"2":[107],"copies":[108],"of":[109,137],"containing":[113],"around":[114],"330k":[115],"prefixes.":[117],"dual":[119],"ported":[120],"BRAM":[121],"external":[123],"SRAM,":[124],"4":[125],"pipelines":[126],"be":[128],"implemented":[129],"single":[132],"device,":[133],"achieving":[134],"throughput":[136],"720":[138],"million":[139],"lookups":[140],"per":[141],"second":[142],"(MLPS).":[143]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}