{"id":"https://openalex.org/W2054575195","doi":"https://doi.org/10.1109/reconfig.2012.6416758","title":"Isolation of behavior design from system implementation","display_name":"Isolation of behavior design from system implementation","publication_year":2012,"publication_date":"2012-12-01","ids":{"openalex":"https://openalex.org/W2054575195","doi":"https://doi.org/10.1109/reconfig.2012.6416758","mag":"2054575195"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2012.6416758","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2012.6416758","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on Reconfigurable Computing and FPGAs","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005736978","display_name":"Andy Caley Data","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Andy Caley Data","raw_affiliation_strings":["I/O Corporation Redmond, WA 98052"],"affiliations":[{"raw_affiliation_string":"I/O Corporation Redmond, WA 98052","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036131450","display_name":"Kent Gilson","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kent Gilson","raw_affiliation_strings":["Data I/O Corporation, Redmond, WA, USA","Data I/O Corporation Redmond, WA 98052"],"affiliations":[{"raw_affiliation_string":"Data I/O Corporation, Redmond, WA, USA","institution_ids":[]},{"raw_affiliation_string":"Data I/O Corporation Redmond, WA 98052","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5005736978"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11851227,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"3","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8425411581993103},{"id":"https://openalex.org/keywords/isolation","display_name":"Isolation (microbiology)","score":0.7583473920822144},{"id":"https://openalex.org/keywords/workflow","display_name":"Workflow","score":0.7362761497497559},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5235452651977539},{"id":"https://openalex.org/keywords/independence","display_name":"Independence (probability theory)","score":0.5102188587188721},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4386783540248871},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3790573477745056},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3667895197868347},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.11510470509529114}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8425411581993103},{"id":"https://openalex.org/C2775941552","wikidata":"https://www.wikidata.org/wiki/Q25212305","display_name":"Isolation (microbiology)","level":2,"score":0.7583473920822144},{"id":"https://openalex.org/C177212765","wikidata":"https://www.wikidata.org/wiki/Q627335","display_name":"Workflow","level":2,"score":0.7362761497497559},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5235452651977539},{"id":"https://openalex.org/C35651441","wikidata":"https://www.wikidata.org/wiki/Q625303","display_name":"Independence (probability theory)","level":2,"score":0.5102188587188721},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4386783540248871},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3790573477745056},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3667895197868347},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.11510470509529114},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C89423630","wikidata":"https://www.wikidata.org/wiki/Q7193","display_name":"Microbiology","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2012.6416758","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2012.6416758","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on Reconfigurable Computing and FPGAs","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1496267491","https://openalex.org/W1984222112","https://openalex.org/W2147726041","https://openalex.org/W6629762304"],"related_works":["https://openalex.org/W1981780420","https://openalex.org/W2182707996","https://openalex.org/W45233828","https://openalex.org/W2964988449","https://openalex.org/W2111241003","https://openalex.org/W2397952901","https://openalex.org/W2029380707","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"This":[0],"paper":[1],"identifies":[2],"three":[3],"inefficiencies":[4],"in":[5,58,87],"the":[6,13,18,27,33],"workflow":[7],"for":[8,46,75],"design":[9,34,70],"of":[10,15,29,48,78],"heterogeneous":[11],"systems:":[12],"lack":[14,28],"hardware":[16],"independence,":[17],"need":[19],"to":[20,31],"split":[21],"execution":[22,36],"among":[23],"different":[24,76],"systems,":[25],"and":[26,35,66,85],"tools":[30],"unify":[32],"phases.":[37],"To":[38],"address":[39],"these":[40],"inefficiencies,":[41],"it":[42],"proposes":[43],"a":[44,68,88],"framework":[45],"isolation":[47],"behavior":[49,57],"from":[50],"system":[51],"implementation":[52],"using":[53],"Azido.":[54],"Azido":[55],"describes":[56],"purely":[59],"algorithmic":[60],"form":[61],"based":[62],"on":[63],"canonical":[64],"primitives":[65],"uses":[67],"visual":[69],"language":[71],"that":[72],"allows":[73],"development":[74],"types":[77],"computational":[79],"resources":[80],"such":[81],"as":[82],"FPGAs,":[83],"CPUs,":[84],"GPUs":[86],"single":[89],"environment.":[90]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
