{"id":"https://openalex.org/W2002673577","doi":"https://doi.org/10.1109/reconfig.2012.6416753","title":"Hardware design and implementation of a Network-on-Chip based load balancing switch fabric","display_name":"Hardware design and implementation of a Network-on-Chip based load balancing switch fabric","publication_year":2012,"publication_date":"2012-12-01","ids":{"openalex":"https://openalex.org/W2002673577","doi":"https://doi.org/10.1109/reconfig.2012.6416753","mag":"2002673577"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2012.6416753","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2012.6416753","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on Reconfigurable Computing and FPGAs","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://escholarship.org/content/qt4h05b812/qt4h05b812.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029758610","display_name":"Turhan Karadeniz","orcid":null},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Turhan Karadeniz","raw_affiliation_strings":["Computer Engineering Department, University of California Santa Cruz","Computer Engineering Dept., University of California, Santa Cruz,"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Department, University of California Santa Cruz","institution_ids":["https://openalex.org/I185103710"]},{"raw_affiliation_string":"Computer Engineering Dept., University of California, Santa Cruz,","institution_ids":["https://openalex.org/I185103710"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038175535","display_name":"Lotfi Mhamdi","orcid":"https://orcid.org/0009-0000-6492-2088"},"institutions":[{"id":"https://openalex.org/I130828816","display_name":"University of Leeds","ror":"https://ror.org/024mrxd33","country_code":"GB","type":"education","lineage":["https://openalex.org/I130828816"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Lotfi Mhamdi","raw_affiliation_strings":["School of Electronic and Electrical Engineering, University of Leeds, UK","School of Electronic & Electrical Engineering, University of Leeds, UK#TAB#"],"affiliations":[{"raw_affiliation_string":"School of Electronic and Electrical Engineering, University of Leeds, UK","institution_ids":["https://openalex.org/I130828816"]},{"raw_affiliation_string":"School of Electronic & Electrical Engineering, University of Leeds, UK#TAB#","institution_ids":["https://openalex.org/I130828816"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048502768","display_name":"Kees Goossens","orcid":"https://orcid.org/0000-0001-7536-4050"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Kees Goossens","raw_affiliation_strings":["Electrical Engineering Faculty, Technical University of Eindhoven, Netherlands"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Faculty, Technical University of Eindhoven, Netherlands","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065935907","display_name":"J.J. Garcia\u2010Luna\u2010Aceves","orcid":"https://orcid.org/0000-0001-9914-6031"},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.J. Garcia-Luna-Aceves","raw_affiliation_strings":["Computer Engineering Department, University of California Santa Cruz","Computer Engineering Dept., University of California, Santa Cruz,"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Department, University of California Santa Cruz","institution_ids":["https://openalex.org/I185103710"]},{"raw_affiliation_string":"Computer Engineering Dept., University of California, Santa Cruz,","institution_ids":["https://openalex.org/I185103710"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5029758610"],"corresponding_institution_ids":["https://openalex.org/I185103710"],"apc_list":null,"apc_paid":null,"fwci":2.2527,"has_fulltext":true,"cited_by_count":14,"citation_normalized_percentile":{"value":0.88089626,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":0.9822999835014343,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10179","display_name":"Supercapacitor Materials and Fabrication","score":0.9790999889373779,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7712062001228333},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.705936074256897},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6800119876861572},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6178187131881714},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.5695688128471375},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5480589270591736},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5314007997512817},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5123387575149536},{"id":"https://openalex.org/keywords/queueing-theory","display_name":"Queueing theory","score":0.4989349842071533},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4255684018135071},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.41026240587234497},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1571696698665619},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10576549172401428}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7712062001228333},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.705936074256897},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6800119876861572},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6178187131881714},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.5695688128471375},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5480589270591736},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5314007997512817},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5123387575149536},{"id":"https://openalex.org/C22684755","wikidata":"https://www.wikidata.org/wiki/Q847526","display_name":"Queueing theory","level":2,"score":0.4989349842071533},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4255684018135071},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.41026240587234497},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1571696698665619},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10576549172401428},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1109/reconfig.2012.6416753","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2012.6416753","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on Reconfigurable Computing and FPGAs","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.tue.nl:openaire_cris_publications/e799ef96-fd95-4d56-b254-fffdf794173c","is_oa":false,"landing_page_url":"https://research.tue.nl/en/publications/e799ef96-fd95-4d56-b254-fffdf794173c","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Karadeniz, T, Mhamdi, L, Goossens, K G W & Garcia-Luna-Aceves, J J 2012, Hardware design and implementation of a network-on-chip based load balancing swith fabric. in Proceedings of the 2012 International Conference on Reconfigurable Computing and FPGAs (ReConFig), Cancun, Mexico. Institute of Electrical and Electronics Engineers, Piscataway, pp. 1-7, conference; ReConFig, Cancun, Mexico, December 2012, 1/01/12. https://doi.org/10.1109/ReConFig.2012.6416753","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:qt4h05b812","is_oa":true,"landing_page_url":"http://www.escholarship.org/uc/item/4h05b812","pdf_url":"https://escholarship.org/content/qt4h05b812/qt4h05b812.pdf","source":{"id":"https://openalex.org/S4306400115","display_name":"eScholarship (California Digital Library)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2801248553","host_organization_name":"California Digital Library","host_organization_lineage":["https://openalex.org/I2801248553"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Karadeniz, T.; Mhamdi, L.; Groossens, K.; & Garcia-Luna-Aceves, J.J.(2012). Hardware Design and Implementation of a Network-on-Chip Based Load Balancing Switch Fabric. IEEE ReConFig 2012. UC Santa Cruz: Retrieved from: http://www.escholarship.org/uc/item/4h05b812","raw_type":"article"},{"id":"pmh:oai:escholarship.org/ark:/13030/qt4h05b812","is_oa":false,"landing_page_url":"https://escholarship.org/uc/item/4h05b812","pdf_url":null,"source":{"id":"https://openalex.org/S4306400115","display_name":"eScholarship (California Digital Library)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2801248553","host_organization_name":"California Digital Library","host_organization_lineage":["https://openalex.org/I2801248553"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"article"},{"id":"pmh:tue:oai:pure.tue.nl:publications/e799ef96-fd95-4d56-b254-fffdf794173c","is_oa":false,"landing_page_url":"https://research.tue.nl/nl/publications/e799ef96-fd95-4d56-b254-fffdf794173c","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings of the 2012 International Conference on Reconfigurable Computing and FPGAs (ReConFig), Cancun, Mexico, 1 - 7","raw_type":"info:eu-repo/semantics/conferencepaper"}],"best_oa_location":{"id":"pmh:qt4h05b812","is_oa":true,"landing_page_url":"http://www.escholarship.org/uc/item/4h05b812","pdf_url":"https://escholarship.org/content/qt4h05b812/qt4h05b812.pdf","source":{"id":"https://openalex.org/S4306400115","display_name":"eScholarship (California Digital Library)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2801248553","host_organization_name":"California Digital Library","host_organization_lineage":["https://openalex.org/I2801248553"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Karadeniz, T.; Mhamdi, L.; Groossens, K.; & Garcia-Luna-Aceves, J.J.(2012). Hardware Design and Implementation of a Network-on-Chip Based Load Balancing Switch Fabric. IEEE ReConFig 2012. UC Santa Cruz: Retrieved from: http://www.escholarship.org/uc/item/4h05b812","raw_type":"article"},"sustainable_development_goals":[{"score":0.44999998807907104,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2002673577.pdf","grobid_xml":"https://content.openalex.org/works/W2002673577.grobid-xml"},"referenced_works_count":25,"referenced_works":["https://openalex.org/W1495696624","https://openalex.org/W1568507468","https://openalex.org/W1952263967","https://openalex.org/W1961184128","https://openalex.org/W1964057018","https://openalex.org/W1976366480","https://openalex.org/W2048764643","https://openalex.org/W2107243425","https://openalex.org/W2108727674","https://openalex.org/W2111366547","https://openalex.org/W2118597853","https://openalex.org/W2120538858","https://openalex.org/W2124367688","https://openalex.org/W2126169247","https://openalex.org/W2128631474","https://openalex.org/W2136992407","https://openalex.org/W2141702910","https://openalex.org/W2154323564","https://openalex.org/W2159692997","https://openalex.org/W2162847156","https://openalex.org/W2168082067","https://openalex.org/W3013806521","https://openalex.org/W4247367638","https://openalex.org/W4247741062","https://openalex.org/W4251330784"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W2316202402","https://openalex.org/W3010619501","https://openalex.org/W2161995522","https://openalex.org/W2043881088","https://openalex.org/W2390899382"],"abstract_inverted_index":{"Network":[0],"routers":[1],"rely":[2],"on":[3,82],"an":[4,61],"important":[5],"hardware":[6,64,133],"component,":[7],"namely":[8],"the":[9,39,67],"switch":[10,28,55],"fabric,":[11],"responsible":[12],"for":[13,35,42],"forwarding":[14],"incoming":[15],"packets":[16],"to":[17,23],"their":[18],"respective":[19],"output":[20],"ports":[21],"according":[22],"a":[24],"scheduling":[25,40],"algorithm.":[26],"A":[27],"fabric":[29,56],"mainly":[30],"consists":[31],"of":[32,66,94,132],"buffering":[33,113],"memories":[34],"temporary":[36],"queuing":[37],"and":[38,79,88,98,139],"unit(s)":[41],"forwarding.":[43],"In":[44],"this":[45],"paper,":[46],"we":[47],"revisit":[48],"our":[49,105],"previously":[50],"proposed":[51],"Network-on-Chip":[52],"(NOC)":[53],"based":[54,63],"architecture":[57,106],"and:":[58],"1)":[59],"propose":[60],"FPGA":[62],"implementation":[65],"NOC":[68,142],"switch;":[69],"2)":[70],"carry":[71],"out":[72],"performance":[73],"tests,":[74],"both":[75],"via":[76],"RTL":[77],"simulations":[78],"actual":[80],"execution":[81],"FPGA,":[83],"under":[84],"uniform":[85],"traffic":[86],"flows;":[87],"3)":[89],"present":[90],"results":[91,102],"in":[92,130],"terms":[93,131],"throughput,":[95,120],"average":[96,99],"latency,":[97],"bitrate.":[100],"Our":[101],"show":[103],"that":[104,116],"i)":[107],"performs":[108],"as":[109,111,125,127],"good":[110],"other":[112,128],"schemes/scheduling":[114],"algorithms":[115],"theoretically":[117],"achieve":[118],"100%":[119],"ii)":[121],"is":[122,136],"at":[123],"least":[124],"scalable":[126],"architectures":[129],"cost,":[134],"iii)":[135],"perfectly":[137],"implementable":[138],"iv)":[140],"introduces":[141],"concepts,":[143],"which":[144],"have":[145],"originally":[146],"been":[147],"borrowed":[148],"from":[149],"computer":[150,154],"networks,":[151],"back":[152],"into":[153],"networks.":[155]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":1}],"updated_date":"2026-03-10T16:38:18.471706","created_date":"2025-10-10T00:00:00"}