{"id":"https://openalex.org/W1987168974","doi":"https://doi.org/10.1109/reconfig.2012.6416749","title":"FPGA embedded single-cycle 16-bit microprocessor and tools","display_name":"FPGA embedded single-cycle 16-bit microprocessor and tools","publication_year":2012,"publication_date":"2012-12-01","ids":{"openalex":"https://openalex.org/W1987168974","doi":"https://doi.org/10.1109/reconfig.2012.6416749","mag":"1987168974"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2012.6416749","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2012.6416749","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on Reconfigurable Computing and FPGAs","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071806416","display_name":"Luis Morales-Vel\u00e1zquez","orcid":"https://orcid.org/0000-0003-1130-7131"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Luis Morales-Velazquez","raw_affiliation_strings":["Engineering Faculty, HSPdigital C.A.-Mechatronica, Univesidad Autonoma de Queretaro, Queretaro, Mexico","Engineering Faculty, HSPdigital C.A.-Mechatronica, Univesidad Autonoma de Queretaro, Campus San Juan del Rio, QRO, Mexico"],"affiliations":[{"raw_affiliation_string":"Engineering Faculty, HSPdigital C.A.-Mechatronica, Univesidad Autonoma de Queretaro, Queretaro, Mexico","institution_ids":[]},{"raw_affiliation_string":"Engineering Faculty, HSPdigital C.A.-Mechatronica, Univesidad Autonoma de Queretaro, Campus San Juan del Rio, QRO, Mexico","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046490122","display_name":"Roque A. Osornio\u2010Rios","orcid":"https://orcid.org/0000-0003-0868-2918"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Roque A. Osornio-Rios","raw_affiliation_strings":["Engineering Faculty, HSPdigital C.A.-Mechatronica, Univesidad Autonoma de Queretaro, Queretaro, Mexico","Engineering Faculty, HSPdigital C.A.-Mechatronica, Univesidad Autonoma de Queretaro, Campus San Juan del Rio, QRO, Mexico"],"affiliations":[{"raw_affiliation_string":"Engineering Faculty, HSPdigital C.A.-Mechatronica, Univesidad Autonoma de Queretaro, Queretaro, Mexico","institution_ids":[]},{"raw_affiliation_string":"Engineering Faculty, HSPdigital C.A.-Mechatronica, Univesidad Autonoma de Queretaro, Campus San Juan del Rio, QRO, Mexico","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085108098","display_name":"Ren\u00e9 de Jes\u00fas Romero-Troncoso","orcid":"https://orcid.org/0000-0003-3192-5332"},"institutions":[{"id":"https://openalex.org/I129858807","display_name":"Universidad de Guanajuato","ror":"https://ror.org/058cjye32","country_code":"MX","type":"education","lineage":["https://openalex.org/I129858807"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"Rene J. Romero-Troncoso","raw_affiliation_strings":["Romero-Troncoso is with Engineering Faculty, Universidad de Guanajuato, Guanajuato, Mexico","Engineering Faculty, Universidad de Guanajuato, GTO, Mexico"],"affiliations":[{"raw_affiliation_string":"Romero-Troncoso is with Engineering Faculty, Universidad de Guanajuato, Guanajuato, Mexico","institution_ids":["https://openalex.org/I129858807"]},{"raw_affiliation_string":"Engineering Faculty, Universidad de Guanajuato, GTO, Mexico","institution_ids":["https://openalex.org/I129858807"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5071806416"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2901,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.53756792,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"2","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7904088497161865},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6857120990753174},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.6458187103271484},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6337069272994995},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6200852394104004},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.6184840798377991},{"id":"https://openalex.org/keywords/instructions-per-cycle","display_name":"Instructions per cycle","score":0.6130598783493042},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.6025392413139343},{"id":"https://openalex.org/keywords/32-bit","display_name":"32-bit","score":0.5458469986915588},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5438758134841919},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5196501016616821},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5030459761619568},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4253140687942505},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.37960028648376465},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.27390843629837036},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.13939890265464783}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7904088497161865},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6857120990753174},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.6458187103271484},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6337069272994995},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6200852394104004},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.6184840798377991},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.6130598783493042},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.6025392413139343},{"id":"https://openalex.org/C75695347","wikidata":"https://www.wikidata.org/wiki/Q225147","display_name":"32-bit","level":2,"score":0.5458469986915588},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5438758134841919},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5196501016616821},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5030459761619568},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4253140687942505},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.37960028648376465},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.27390843629837036},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.13939890265464783},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2012.6416749","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2012.6416749","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on Reconfigurable Computing and FPGAs","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6100000143051147,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322035","display_name":"Rural Development Administration","ror":"https://ror.org/03xs9yg50"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1552089068","https://openalex.org/W1741248718","https://openalex.org/W1965065762","https://openalex.org/W1997600465","https://openalex.org/W2058777927","https://openalex.org/W2121454685","https://openalex.org/W2127019020","https://openalex.org/W2157548138","https://openalex.org/W2168162550","https://openalex.org/W2316374814","https://openalex.org/W2535428364","https://openalex.org/W2988341100","https://openalex.org/W4231339706","https://openalex.org/W6632940978","https://openalex.org/W6684642877"],"related_works":["https://openalex.org/W2164026451","https://openalex.org/W2148099609","https://openalex.org/W182515070","https://openalex.org/W4310584696","https://openalex.org/W2062172248","https://openalex.org/W2806352516","https://openalex.org/W1995515112","https://openalex.org/W3167587462","https://openalex.org/W3194865476","https://openalex.org/W1480407846"],"abstract_inverted_index":{"Nowadays":[0],"embedded":[1,32],"processors":[2],"are":[3],"one":[4,65],"of":[5,46],"the":[6,16,21,26,29,71],"most":[7,30],"preferred":[8],"developing":[9],"methods":[10],"for":[11,38],"FPGA":[12,39],"applications,":[13],"these":[14],"reduce":[15],"time-to-market":[17],"latency":[18],"and":[19,74,85],"exploit":[20],"designer":[22],"programming":[23],"expertise.":[24],"On":[25],"other":[27,90],"hand,":[28],"popular":[31,91],"processor":[33,54,92],"cores":[34,93],"were":[35],"not":[36],"designed":[37],"thus":[40],"they":[41],"use":[42],"a":[43,51,56,82],"big":[44],"amount":[45],"resources.":[47],"This":[48,68],"work":[49,69],"presents":[50],"new":[52],"16-bit":[53],"with":[55,89],"RISC-Harvard":[57],"modified":[58],"architecture":[59,73],"that":[60],"executes":[61],"each":[62],"instruction":[63],"in":[64],"clock":[66],"cycle.":[67],"exposes":[70],"xQ16v3":[72,78],"compiling":[75],"tools.":[76],"The":[77],"was":[79],"tested":[80],"by":[81],"standard":[83],"benchmark":[84],"it":[86],"is":[87],"contrasted":[88],"to":[94],"evaluate":[95],"its":[96],"overall":[97],"performance.":[98]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}