{"id":"https://openalex.org/W2055644941","doi":"https://doi.org/10.1109/reconfig.2012.6416739","title":"Developing application-specific multiprocessor platforms on FPGAs","display_name":"Developing application-specific multiprocessor platforms on FPGAs","publication_year":2012,"publication_date":"2012-12-01","ids":{"openalex":"https://openalex.org/W2055644941","doi":"https://doi.org/10.1109/reconfig.2012.6416739","mag":"2055644941"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2012.6416739","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2012.6416739","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on Reconfigurable Computing and FPGAs","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100543612","display_name":"Sen Ma","orcid":null},"institutions":[{"id":"https://openalex.org/I78715868","display_name":"University of Arkansas at Fayetteville","ror":"https://ror.org/05jbt9m15","country_code":"US","type":"education","lineage":["https://openalex.org/I78715868"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sen Ma","raw_affiliation_strings":["Department of Computer Science and Computer Engineering, University of Arkansas, Fayetteville, AR, USA","Department of Computer Science & Computer Engineering, University of Arkansas, Fayetteville, Arkansas 72701, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Computer Engineering, University of Arkansas, Fayetteville, AR, USA","institution_ids":["https://openalex.org/I78715868"]},{"raw_affiliation_string":"Department of Computer Science & Computer Engineering, University of Arkansas, Fayetteville, Arkansas 72701, USA","institution_ids":["https://openalex.org/I78715868"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069173833","display_name":"Miaoqing Huang","orcid":"https://orcid.org/0000-0001-7376-3744"},"institutions":[{"id":"https://openalex.org/I78715868","display_name":"University of Arkansas at Fayetteville","ror":"https://ror.org/05jbt9m15","country_code":"US","type":"education","lineage":["https://openalex.org/I78715868"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Miaoqing Huang","raw_affiliation_strings":["Department of Computer Science and Computer Engineering, University of Arkansas, Fayetteville, AR, USA","Department of Computer Science & Computer Engineering, University of Arkansas, Fayetteville, Arkansas 72701, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Computer Engineering, University of Arkansas, Fayetteville, AR, USA","institution_ids":["https://openalex.org/I78715868"]},{"raw_affiliation_string":"Department of Computer Science & Computer Engineering, University of Arkansas, Fayetteville, Arkansas 72701, USA","institution_ids":["https://openalex.org/I78715868"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062434121","display_name":"David Andrews","orcid":"https://orcid.org/0000-0003-1464-7107"},"institutions":[{"id":"https://openalex.org/I78715868","display_name":"University of Arkansas at Fayetteville","ror":"https://ror.org/05jbt9m15","country_code":"US","type":"education","lineage":["https://openalex.org/I78715868"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Andrews","raw_affiliation_strings":["Department of Computer Science and Computer Engineering, University of Arkansas, Fayetteville, AR, USA","Department of Computer Science & Computer Engineering, University of Arkansas, Fayetteville, Arkansas 72701, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Computer Engineering, University of Arkansas, Fayetteville, AR, USA","institution_ids":["https://openalex.org/I78715868"]},{"raw_affiliation_string":"Department of Computer Science & Computer Engineering, University of Arkansas, Fayetteville, Arkansas 72701, USA","institution_ids":["https://openalex.org/I78715868"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100543612"],"corresponding_institution_ids":["https://openalex.org/I78715868"],"apc_list":null,"apc_paid":null,"fwci":1.7403,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.84157767,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8748871088027954},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6799860596656799},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6396883726119995},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5828672051429749},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5500893592834473},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4651167690753937},{"id":"https://openalex.org/keywords/symmetric-multiprocessor-system","display_name":"Symmetric multiprocessor system","score":0.4361416697502136},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.42146602272987366},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.415225088596344},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.41456320881843567},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.141386479139328},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.09531188011169434}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8748871088027954},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6799860596656799},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6396883726119995},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5828672051429749},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5500893592834473},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4651167690753937},{"id":"https://openalex.org/C172430144","wikidata":"https://www.wikidata.org/wiki/Q17111997","display_name":"Symmetric multiprocessor system","level":2,"score":0.4361416697502136},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.42146602272987366},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.415225088596344},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.41456320881843567},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.141386479139328},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.09531188011169434}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2012.6416739","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2012.6416739","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on Reconfigurable Computing and FPGAs","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W46841846","https://openalex.org/W2009116444","https://openalex.org/W2131355383","https://openalex.org/W2145023731","https://openalex.org/W2148466748","https://openalex.org/W2160126455","https://openalex.org/W2171429297","https://openalex.org/W6601945462"],"related_works":["https://openalex.org/W2051367001","https://openalex.org/W2268046897","https://openalex.org/W2170132667","https://openalex.org/W2283291034","https://openalex.org/W2158075784","https://openalex.org/W2360740901","https://openalex.org/W1520927959","https://openalex.org/W2021050177","https://openalex.org/W146417067","https://openalex.org/W1733143018"],"abstract_inverted_index":{"The":[0,43,68],"capacity":[1],"of":[2,97,123],"FPGA":[3,93],"devices":[4],"has":[5],"reached":[6],"the":[7,20,38,81,89,95,107,113,118,125],"1-million-LUT":[8],"level,":[9],"which":[10,54],"provides":[11],"space":[12],"to":[13,31,76,79,86],"accommodate":[14],"a":[15,28,49],"complete":[16],"Multiprocessor":[17],"System-on-Chip":[18],"on":[19,37,48,92],"programmable":[21],"device.":[22],"In":[23,84],"this":[24],"work":[25],"we":[26],"propose":[27],"design":[29],"flow":[30],"create":[32],"application-specific":[33,44,119],"computation":[34],"architecture":[35],"based":[36,47],"application":[39,73,108],"entry":[40],"in":[41,53,71],"OpenCL.":[42],"system":[45],"is":[46,57,121],"distributed":[50],"memory":[51,116],"hierarchy":[52],"each":[55],"processor":[56],"equipped":[58],"with":[59,112],"its":[60],"own":[61],"local":[62,98],"memories":[63,102],"for":[64],"data":[65,99],"and":[66,100,132],"instructions.":[67],"multiple":[69],"kernels":[70],"an":[72],"are":[74,103],"mapped":[75],"individual":[77],"processors":[78],"achieve":[80],"processing":[82,130],"parallelism.":[83],"order":[85],"efficiently":[87],"use":[88],"limited":[90],"resource":[91,126],"devices,":[94],"sizes":[96],"instruction":[101],"determined":[104],"by":[105],"analyzing":[106],"source":[109],"code.":[110],"Compared":[111],"traditional":[114],"shared":[115],"architectures,":[117],"platform":[120],"capable":[122],"reducing":[124],"requirement,":[127],"providing":[128],"more":[129],"parallelism,":[131],"achieving":[133],"higher":[134],"performance.":[135]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}